-
公开(公告)号:US11233482B2
公开(公告)日:2022-01-25
申请号:US16528065
申请日:2019-07-31
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh
Abstract: A receiver front-end includes a first peaking gain stage configured to amplify a received differential pair of signals received on an input differential pair of nodes. The first peaking gain stage has a first frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency. A second peaking gain stage is configured to amplify a differential pair of signals generated by the first peaking gain stage. The second peaking gain stage has a high input impedance and a second frequency response including a second peak gain at or near the carrier frequency in a second pass band. The second peak gain occurs just prior to a second cutoff frequency. The first peaking gain stage and the second peaking gain stage have a cascaded peak gain at or near the carrier frequency.
-
公开(公告)号:US10707871B1
公开(公告)日:2020-07-07
申请号:US16504149
申请日:2019-07-05
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh
IPC: H03K19/0185 , H03K3/356 , H03K19/00
Abstract: A level shifter includes a flying capacitor having a first plate and a second plate. The level shifter includes a circuit coupled to the first plate and coupled to the second plate. The circuit is configured to receive a received signal having a logic state using a first voltage domain and configured to generate a symmetrical output signal having the logic state using a second voltage domain based on charge stored by the flying capacitor. The level shifter has a propagation delay from the received signal to the symmetrical output signal of less than one nanosecond with negligible duty cycle distortion.
-
公开(公告)号:US20200099255A1
公开(公告)日:2020-03-26
申请号:US16141052
申请日:2018-09-25
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.
-
4.
公开(公告)号:US20190068410A1
公开(公告)日:2019-02-28
申请号:US15683873
申请日:2017-08-23
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Stefan Mastovich
CPC classification number: H04L25/0294 , H03H7/0161 , H03H7/06 , H03H7/065 , H03H11/04 , H03H11/38 , H03H2007/013 , H03H2011/0488 , H04B1/1036 , H04B2001/1063 , H04L25/0272 , H04L25/0292 , H04L25/08 , H04L25/085 , H04L27/06
Abstract: A technique for attenuating common mode transient events uses a differential receiver circuit including a band-stop filter having a stopband fSB around a notch frequency fn of a received signal. The differential receiver circuit includes a first high-pass filter coupled in series with the band-stop filter. The notch frequency fn is less than a carrier frequency fc of a signal received by the differential receiver circuit. The band-stop filter may include a buffer circuit and a notch filter coupled in series with the buffer circuit. The notch filter may have a second stopband around the notch frequency fn. The differential receiver circuit may have a propagation delay that is independent of a pulse width of common mode transient energy attenuated by the differential receiver circuit.
-
公开(公告)号:US10326375B1
公开(公告)日:2019-06-18
申请号:US15835234
申请日:2017-12-07
Applicant: Silicon Laboratories Inc.
Inventor: Krishna Pentakota , Mohammad Al-Shyoukh , Stefan N. Mastovich
IPC: H04L7/00 , H02M3/335 , G01R19/18 , H01L21/48 , H01L23/498 , H01L23/66 , H03F3/213 , H03F3/195 , H02M7/537 , H01L23/64 , H01F19/08
Abstract: An isolated power transfer device has a primary side and a secondary side isolated from the primary side by an isolation barrier. A secondary-side circuit includes a rectifier circuit coupled to a secondary-side conductive coil. The secondary-side circuit includes a first resistor coupled to a first power supply node and a terminal node. The secondary-side circuit includes a second resistor coupled to the terminal node and a second power supply node. The secondary-side circuit includes a first circuit to generate a feedback signal in response to a reference voltage and a signal on the terminal node. The feedback signal has a hysteretic band defined by the first resistor and the second resistor. The secondary-side circuit is configured as an AC/DC power converter that provides, on the first power supply node, an output DC signal having a voltage level based on a ratio of the first resistor to the second resistor.
-
公开(公告)号:US20190181764A1
公开(公告)日:2019-06-13
申请号:US15835234
申请日:2017-12-07
Applicant: Silicon Laboratories Inc.
Inventor: Krishna Pentakota , Mohammad Al-Shyoukh , Stefan N. Mastovich
IPC: H02M3/335 , G01R19/18 , H01L21/48 , H01L23/498 , H01L23/64 , H01L23/66 , H03F3/213 , H03F3/195 , H02M7/537
Abstract: An isolated power transfer device has a primary side and a secondary side isolated from the primary side by an isolation barrier. A secondary-side circuit includes a rectifier circuit coupled to a secondary-side conductive coil. The secondary-side circuit includes a first resistor coupled to a first power supply node and a terminal node. The secondary-side circuit includes a second resistor coupled to the terminal node and a second power supply node. The secondary-side circuit includes a first circuit to generate a feedback signal in response to a reference voltage and a signal on the terminal node. The feedback signal has a hysteretic band defined by the first resistor and the second resistor. The secondary-side circuit is configured as an AC/DC power converter that provides, on the first power supply node, an output DC signal having a voltage level based on a ratio of the first resistor to the second resistor.
-
公开(公告)号:US10812028B2
公开(公告)日:2020-10-20
申请号:US16660027
申请日:2019-10-22
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
IPC: H03F3/217 , H02J50/05 , H02J50/80 , H02M3/335 , H02M5/458 , H02M7/797 , H02M1/08 , H01L29/66 , H02M3/338 , H02M1/34 , H02H9/00 , H03F3/04 , H01L29/78 , H02M1/00 , H02M1/32
Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.
-
公开(公告)号:US20200052665A1
公开(公告)日:2020-02-13
申请号:US16660027
申请日:2019-10-22
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Krishna Pentakota , Stefan N. Mastovich
IPC: H03F3/217 , H01L29/66 , H02M1/08 , H02M7/797 , H02M5/458 , H02M3/335 , H02J50/80 , H02J50/05 , H02M3/338
Abstract: A power transfer device includes an oscillator circuit having a first node, a second node, and a control terminal. The oscillator circuit includes a cascode circuit comprising transistors having a first conductivity type and a first breakdown voltage. The cascode circuit is coupled to the control terminal, the first node, and the second node. The oscillator circuit includes a latch circuit coupled between the cascode circuit and a first power supply node. The latch circuit includes cross-coupled transistors having the first conductivity type and a second breakdown voltage. The first breakdown voltage is greater than the second breakdown voltage. The oscillator circuit may be configured to develop a pseudo-differential signal on the first node and the second node. The pseudo-differential signal may have a peak voltage of at least three times a voltage level of an input DC signal on a second power supply node.
-
9.
公开(公告)号:US10397025B2
公开(公告)日:2019-08-27
申请号:US15683873
申请日:2017-08-23
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Stefan Mastovich
Abstract: A technique for attenuating common mode transient events uses a differential receiver circuit including a band-stop filter having a stopband fSB around a notch frequency fn of a received signal. The differential receiver circuit includes a first high-pass filter coupled in series with the band-stop filter. The notch frequency fn is less than a carrier frequency fc of a signal received by the differential receiver circuit. The band-stop filter may include a buffer circuit and a notch filter coupled in series with the buffer circuit. The notch filter may have a second stopband around the notch frequency fn. The differential receiver circuit may have a propagation delay that is independent of a pulse width of common mode transient energy attenuated by the differential receiver circuit.
-
公开(公告)号:US10942217B2
公开(公告)日:2021-03-09
申请号:US16528256
申请日:2019-07-31
Applicant: Silicon Laboratories Inc.
Inventor: Mohammad Al-Shyoukh , Peter Onody
IPC: G01R31/02 , G01R31/28 , H05K1/02 , H01R13/6461 , G01R31/00 , G01R31/50 , G01R19/00 , G01R31/52 , H02M1/00 , H02M1/32
Abstract: A method for calibrating an isolator product includes generating a differential pair of signals on a differential pair of nodes at an input of a demodulator circuit of a receiver signal path of a first integrated circuit die of the isolator product based on a received differential pair of signals. The method includes generating a diagnostic output signal having a level corresponding to an average amplitude of the differential pair of signals. The method includes driving the diagnostic output signal to an output terminal of the isolator product. The method may include transmitting a diagnostic signal using a carrier signal having a frequency by a second integrated circuit die via an isolation channel. The method may include, during the transmitting, sweeping the frequency of the carrier signal across a frequency band. The method may include, during the sweeping, capturing the diagnostic output signal via the output terminal.
-
-
-
-
-
-
-
-
-