利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

33 条记录 (耗时 0.026 秒)

    Opposite-phase scheme for peak current reduction
    2.
    发明申请
    Opposite-phase scheme for peak current reduction 有权
    峰值电流降低的相位方案

    公开(公告)号：US20070040596A1

    公开(公告)日：2007-02-22

    申请号：US11285007

    申请日：2005-11-23

    申请人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    发明人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    IPC分类号： G06F1/04

    CPC分类号： G06F1/10

    摘要： We propose an opposite-phase scheme for peak current reduction. The basic idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, and the other half of the clock buffers operate at the opposite phase to the clock source. Consequently, our approach can effectively reduce the peak current of the clock tree. The method enables the opposite-phase scheme to combine with the electronic design automation (EDA) tools that are commonly used in modern industries.

    摘要翻译： 我们提出了用于峰值电流降低的反相方案。 基本思想是将时钟树的每个级别的时钟缓冲区分为两组：一半时钟缓冲器与时钟源工作在相同的相位，而另一半的时钟缓冲器工作在相反的阶段 时钟源。 因此，我们的方法可以有效地降低时钟树的峰值电流。 该方法使得相反方案能够与现代工业中常用的电子设计自动化（EDA）工具相结合。

    Opposite-phase scheme for peak current reduction
    3.
    发明授权
    Opposite-phase scheme for peak current reduction 有权
    峰值电流降低的相位方案

    公开(公告)号：US07904874B2

    公开(公告)日：2011-03-08

    申请号：US12010136

    申请日：2008-01-22

    申请人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    发明人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    IPC分类号： G06F17/50

    CPC分类号： G06F1/10

    摘要： We propose an opposite-phase scheme for peak current reduction. The basic idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, and the other half of the clock buffers operate at the opposite phase to the clock source. Consequently, our approach can effectively reduce the peak current of the clock tree. The method enables the opposite-phase scheme to combine with the electronic design automation (EDA) tools that are commonly used in modern industries.

    摘要翻译： 我们提出了用于峰值电流降低的反相方案。 基本思想是将时钟树的每个级别的时钟缓冲区分为两组：一半时钟缓冲器与时钟源工作在相同的相位，而另一半的时钟缓冲器工作在相反的阶段 时钟源。 因此，我们的方法可以有效地降低时钟树的峰值电流。 该方法使得相反方案能够与现代工业中常用的电子设计自动化（EDA）工具相结合。

    Opposite-phase scheme for peak current reduction
    4.
    发明申请
    Opposite-phase scheme for peak current reduction 有权
    峰值电流降低的相位方案

    公开(公告)号：US20080127003A1

    公开(公告)日：2008-05-29

    申请号：US12010136

    申请日：2008-01-22

    申请人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    发明人： Yow-Tyng Nieh ,  Sheng-Yu Hsu ,  Shih-Hsu Huang ,  Yeong-Jar Chang

    IPC分类号： G06F17/50

    CPC分类号： G06F1/10

    摘要： We propose an opposite-phase scheme for peak current reduction. The basic idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, and the other half of the clock buffers operate at the opposite phase to the clock source. Consequently, our approach can effectively reduce the peak current of the clock tree. The method enables the opposite-phase scheme to combine with the electronic design automation (EDA) tools that are commonly used in modern industries.

    摘要翻译： 我们提出了用于峰值电流降低的反相方案。 基本思想是将时钟树的每个级别的时钟缓冲区分为两组：一半时钟缓冲器与时钟源工作在相同的相位，而另一半的时钟缓冲器工作在相反的阶段 时钟源。 因此，我们的方法可以有效地降低时钟树的峰值电流。 该方法使得相反方案能够与现代工业中常用的电子设计自动化（EDA）工具相结合。

    Clock jitter measurement circuit and integrated circuit having the same
    7.
    发明授权
    Clock jitter measurement circuit and integrated circuit having the same 有权
    时钟抖动测量电路和集成电路相同

    公开(公告)号：US07945404B2

    公开(公告)日：2011-05-17

    申请号：US12108796

    申请日：2008-04-24

    申请人： Jung-Chi Ho ,  Sheng-Bin Lin ,  Yeong-Jar Chang

    发明人： Jung-Chi Ho ,  Sheng-Bin Lin ,  Yeong-Jar Chang

    IPC分类号： G01R23/00 ,  G06F19/00

    CPC分类号： G01R29/26 ,  G01R31/3016 ,  G01R31/31709

    摘要： Provided is a measurement circuit for measuring a jitter of a clock signal. Delay elements delay the clock signal into delayed clock signal. Latches latch the delayed clock signals to indicate whether transition edges of the clock signal is within a window value which is corresponding to delays of the delay elements. Based on the latch result from the latches, a finite state machine generates control signals for controlling the delay elements. If the latch result indicates that the transition edges of the clock signal is not within the window value, the control signals adjust the delays of the delay elements and the window value. The jitter of the clock signal is measured based on the delays of the delay elements and the window value.

    摘要翻译： 提供了一种用于测量时钟信号的抖动的测量电路。 延迟元件将时钟信号延迟到延迟的时钟信号。 锁存器锁存延迟的时钟信号以指示时钟信号的转换边沿是否在对应于延迟元件的延迟的窗口值内。 基于锁存器的锁存结果，有限状态机产生用于控制延迟元件的控制信号。 如果锁存结果指示时钟信号的转换边缘不在窗口值内，则控制信号调整延迟元件的延迟和窗口值。 基于延迟元件的延迟和窗口值来测量时钟信号的抖动。

    Built-in jitter measurement circuit
    8.
    发明授权
    Built-in jitter measurement circuit 有权
    内置抖动测量电路

    公开(公告)号：US07912166B2

    公开(公告)日：2011-03-22

    申请号：US11870113

    申请日：2007-10-10

    申请人： Jen-Chien Hsu ,  Hung-Wen Lu ,  Chau-Chin Su ,  Yeong-Jar Chang

    发明人： Jen-Chien Hsu ,  Hung-Wen Lu ,  Chau-Chin Su ,  Yeong-Jar Chang

    IPC分类号： H04L7/00

    CPC分类号： G01R29/26 ,  G01R31/31709

    摘要： A jitter measurement circuit and a method for calibrating the jitter measurement circuit are disclosed. The jitter measurement circuit includes a synchronous dual-phase detector and a decision circuit. In a test mode, a probability distribution function (PDF) of the jitter of a clock signal output by a circuit under test is obtained. In a calibration mode, a random clock, which is externally generated or generated by a free-run oscillator in the circuit under test, is used to calibrate the synchronous dual-phase detector. The decision circuit performs logic operations, data latching and counting on a phase relationship detected by the synchronous dual-phase detector in order to obtain a counting value and a PDF relative to the jitter of the clock signal.

    摘要翻译： 公开了抖动测量电路和校准抖动测量电路的方法。 抖动测量电路包括同步双相检测器和判定电路。 在测试模式中，获得由被测电路输出的时钟信号的抖动的概率分布函数（PDF）。 在校准模式中，由被测电路中的自由振荡器外部产生或产生的随机时钟用于校准同步双相检测器。 决定电路对由同步双相检测器检测的相位关系进行逻辑运算，数据锁存和计数，以获得相对于时钟信号的抖动的计数值和PDF。

    Programmable memory built-in self-test circuit and clock switching circuit thereof
    9.
    发明授权
    Programmable memory built-in self-test circuit and clock switching circuit thereof 有权
    可编程存储器内置自检电路及其时钟切换电路

    公开(公告)号：US07716542B2

    公开(公告)日：2010-05-11

    申请号：US11939282

    申请日：2007-11-13

    申请人： Yeong-Jar Chang ,  Chung-Fu Lin

    发明人： Yeong-Jar Chang ,  Chung-Fu Lin

    IPC分类号： G01R31/28 ,  G11C29/00 ,  G06F11/00

    CPC分类号： G11C29/16 ,  G01R31/318552 ,  G06F11/2215 ,  G11C29/12015 ,  G11C29/14

    摘要： A programmable memory built-in self-test circuit and a clock switching circuit thereof are provided. The memory built-in self-test circuit is able to provide more self-test functions preset by a user, simplify the redundant circuit in the prior art and reduce chip area and lower the cost by means of an instruction decoder and a built-in self-test controller. The present invention also provides some peripheral control circuits of a memory. The control circuits occupies less area and enables the memory to be tested more flexibly. The present invention further provides a clock switching circuit enabling a chip to be correctly tested under different clock speeds, which benefits to advance the testability and the analyzability of the memory embedded in a chip and thereby increase fault coverage.

    摘要翻译： 提供了可编程存储器内置自检电路及其时钟切换电路。 存储器内置的自检电路能够提供用户预设的更多的自检功能，简化了现有技术中的冗余电路，并借助于指令解码器和内置功能降低了芯片面积并降低了成本 自检控制器。 本发明还提供了一些存储器的外围控制电路。 控制电路占用的面积较小，能够更灵活地测试存储器。 本发明还提供一种能够在不同时钟速度下正确测试芯片的时钟切换电路，这有利于提高嵌入在芯片中的存储器的可测试性和可分析性，从而增加故障覆盖。

    Built-in memory current test circuit
    10.
    发明申请
    Built-in memory current test circuit 有权
    内置内存电流测试电路

    公开(公告)号：US20070153597A1

    公开(公告)日：2007-07-05

    申请号：US11481966

    申请日：2006-07-07

    申请人： Yeong-Jar Chang ,  Kun-Lun Luo ,  Jung-Chi Ho ,  Cheng-Wen Wu ,  Chin-Jung Su

    发明人： Yeong-Jar Chang ,  Kun-Lun Luo ,  Jung-Chi Ho ,  Cheng-Wen Wu ,  Chin-Jung Su

    IPC分类号： G11C29/00 ,  G11C7/00

    CPC分类号： G11C29/12 ,  G11C29/12005 ,  G11C29/50 ,  G11C2029/5006

    摘要： A built-in memory current test circuit to test a memory on a chip is disclosed, comprising a built-in self-test circuit and a dynamic current generation module. The built-in self-test circuit is disposed on the chip to receive and process a test signal and generate a control signal to control operation of the memory and a current control code. The dynamic current generation module, also disposed on the chip, produces a test current into the memory based on the current control code. The current switch time is reduced in the built-in memory current test circuit, and an integrated test combining functional and stress tests can thus be performed.

    摘要翻译： 公开了一种用于测试芯片上的存储器的内置存储器电流测试电路，其包括内置的自测电路和动态电流产生模块。 内置自检电路设置在芯片上，以接收和处理测试信号，并产生控制信号以控制存储器的操作和电流控制代码。 也设置在芯片上的动态电流产生模块基于当前控制码产生到存储器中的测试电流。 内置存储器电流测试电路中的当前切换时间减少，因此可以执行组合功能和应力测试的集成测试。