INPUT-OUTPUT PROCESSING IN SOFTWARE-DEFINED STORAGE SYSTEMS

    公开(公告)号:US20240103898A1

    公开(公告)日:2024-03-28

    申请号:US17954886

    申请日:2022-09-28

    发明人: Doron Tal Adnan Sahin

    IPC分类号: G06F9/455 G06F12/0875

    摘要: An apparatus comprises a processing device configured to receive, from one of two or more storage nodes of a software-defined storage system comprising a write cache and persistent storage, a request to read a given portion of data. One or more portions of data in the persistent storage are also stored as read-only data in local storage of virtual computing instances implementing the storage nodes. The processing device is configured to read the given portion of data from the local storage of the virtual computing instances responsive to determining that the given portion of data is part of the read-only data in the local storage of the virtual computing instances, and to read the given portion of data from the write cache or persistent storage responsive to determining that the given portion of data is not part of the read-only data in the local storage of the virtual computing instances.

    DATA PROCESSING METHOD, ELECTRONIC DEVICE AND COMPUTER PROGRAM PRODUCT

    公开(公告)号:US20240028519A1

    公开(公告)日:2024-01-25

    申请号:US18106559

    申请日:2023-02-07

    IPC分类号: G06F12/0875

    CPC分类号: G06F12/0875 G06F2212/45

    摘要: Techniques for data processing involve: performing, according to a determination that a programmable circuit receives user-written data, data feature detection by the programmable circuit on a first part of the user-written data. Such techniques further involve: replacing, in response to the first part matching a predetermined data feature, the first part by the programmable circuit with a data representation corresponding to the predetermined data feature. In addition, such techniques involve: writing the data representation to a cache region of a storage system. Accordingly, such techniques can save cache resources of a storage system and can save CPU of the storage system, thus avoiding the latency due to data feature detection and improving the user experience.

    MEMORY SYSTEM
    4.
    发明公开
    MEMORY SYSTEM 审中-公开

    公开(公告)号:US20240004555A1

    公开(公告)日:2024-01-04

    申请号:US18176446

    申请日:2023-02-28

    发明人: Kazuhiro FUKUTOMI

    IPC分类号: G06F3/06 G06F12/0802

    摘要: A memory system includes a nonvolatile memory that includes a plurality of regions; a volatile memory; and a controller that is connected to the nonvolatile memory and the volatile memory. The controller is configured to store in the volatile memory a plurality of first counter values each indicating the number of times each of the plurality of regions has been accessed and a plurality of second counter values respectively corresponding to the plurality of first counter values, and write the first counter value of a first region of the plurality of regions to the nonvolatile memory in response to the second counter value of the first region being equal to or more than a threshold value.

    Memory management
    6.
    发明授权

    公开(公告)号:US11755497B2

    公开(公告)日:2023-09-12

    申请号:US17197425

    申请日:2021-03-10

    申请人: Arm Limited

    IPC分类号: G06F12/1027

    CPC分类号: G06F12/1027 G06F2212/45

    摘要: Memory management apparatus comprises input circuitry to receive a translation request defining a first memory address within a first memory address space; prediction circuitry to generate a predicted second memory address within a second memory address space as a predicted translation of the first memory address, the predicted second memory address being a predetermined function of the first memory address; control circuitry to initiate processing of the predicted second memory address; translation and permission circuitry to perform an operation to generate a translated second memory address for the first memory address associated with permission information to indicate whether memory access is permitted to the translated second memory address; and output circuitry to provide the translated second memory address as a response to the translation request when the permission information indicates that access is permitted to the translated second memory address.

    INCREMENTAL STACK WALKING
    7.
    发明公开

    公开(公告)号:US20230273871A1

    公开(公告)日:2023-08-31

    申请号:US18111423

    申请日:2023-02-17

    IPC分类号: G06F11/36 G06F12/0875

    摘要: Techniques for incremental stack walking are disclosed, including: performing a stack walk of a runtime stack, at least by traversing the runtime stack from a current frame to a root frame, to obtain a set of stack walking results; storing a cache of the set of stack walking results; and installing, on the runtime stack, a marker frame that marks a boundary of stack frames represented by the set of stack walking results.

    CENTRAL PROCESSING UNIT CACHE FRIENDLY MULTITHREADED ALLOCATION

    公开(公告)号:US20190258579A1

    公开(公告)日:2019-08-22

    申请号:US15898407

    申请日:2018-02-16

    摘要: A cluster allocation bitmap determines which clusters in a band of storage remain unallocated. However, concurrent access to a cluster allocation bitmap can cause CPU stalls as copies of the cluster allocation bitmap in a CPU's level 1 (L1) cache are invalidated by another CPU allocating from the same bitmap. In one embodiment, cluster allocation bitmaps are divided into L1 cache line sized and aligned chunks. Each core of a multicore CPU is directed at random to allocate space out of a chunk. Because the chunks are L1 cache line aligned, the odds of the same portion of the cluster allocation bitmap being loaded into multiple L1 caches by multiple CPU cores is reduced, reducing the odds of an L1 cache invalidation. The number of CPU cores performing allocations on a given cluster allocation bitmap is limited based on the number of chunks with unallocated space that remain.

    SYSTEM AND METHOD FOR MANAGING A STORAGE SYSTEM

    公开(公告)号:US20180210664A1

    公开(公告)日:2018-07-26

    申请号:US15415966

    申请日:2017-01-26

    发明人: Uri WEISSBREM

    IPC分类号: G06F3/06 G06F12/0875

    摘要: A system and method for managing a storage system may include recording, in a cache memory, data related to user writes to the storage system; setting a time in a next consistency point (NCP) object with a value greater than the current time; and maintaining a first counter related to the number of user writes recorded in the cache memory and that occurred before the time included in the NCP object and after a time included in a consistency point (CP) object; maintaining a second counter related to the number of user writes that were stored in a persistent storage system and that occurred before the time in the NCP object and after a time in the CP object. A system and method for managing a storage system may include initializing the storage system to a consistent state based on the time included in the CP object.