-
公开(公告)号：US20210006256A1
公开(公告)日：2021-01-07
申请号：US16918940
申请日：2020-07-01
Applicant: STMicroelectronics SA , STMicroelectronics (Alps) SAS
Inventor： Stéphane Le Tual , David Duperray , Jean-Pierre Blanc
Abstract: A sampling circuit includes a metal oxide semiconductor (MOS) transistor that includes a third metallization receiving a reference voltage between a first metallization coupled to a source region of the transistor and a second metallization coupled to a drain region of the transistor.
-
公开(公告)号：US20200212927A1
公开(公告)日：2020-07-02
申请号：US16709391
申请日：2019-12-10
Applicant: STMicroelectronics SA , STMicroelectronics (Alps) SAS
Inventor： Stephane LE TUAL , Jean-Pierre BLANC , David DUPERRAY
Abstract: An acquisition stage receives a digital input signal and generates therefrom a first digital signal and a second digital signal complementary thereto. First and second processing stages receive the first and second digital signals and generate therefrom first and second analog signals in time with first and second complementary clock signals. An output stage generates an internal clock signal equivalent to one of: the first clock signal phase shifted by a duration of a transient occurring during a period of the first clock signal, or the second clock signal phase shifted by a duration of a transient occurring during a period of the second clock signal. The output stage produces an analog output signal equal to the first analog signal when the internal clock signal is at a first logic level, and equal to the second analog signal when the internal clock signal is at a second logic level.
-
公开(公告)号：US20200211607A1
公开(公告)日：2020-07-02
申请号：US16729056
申请日：2019-12-27
Inventor： Diana Moisuc , Christophe Laurencin
Abstract: In an embodiment, a method for protecting an electronic circuit includes: detecting a malfunction of the electronic circuit; executing a plurality of waves of countermeasures without interrupting an operation of the electronic circuit; and triggering a reset of the electronic circuit after executing the plurality of waves of countermeasures. An interval between two waves of countermeasures of the plurality of waves of countermeasures is variable.
-
94.发明授权公开(公告)号：US10673447B2
公开(公告)日：2020-06-02
申请号：US16269303
申请日：2019-02-06
Applicant: STMicroelectronics (Alps) SAS
Inventor： Laurent Vaccariello
Abstract: An N-bit type charge redistribution analog-to-digital conversion device includes an input terminal configured to receive an input signal and coupled via a line to an output terminal. The output terminal is configured to be coupled to a comparator. The device further includes three reference potential sources of different values and a network of capacitors, where a first terminal of each capacitor is coupled to the line, and where a second terminal of each capacitor is coupled to switching circuit configured for coupling the second terminal of each capacitor to one of the reference potentials.
-
公开(公告)号：US10607949B2
公开(公告)日：2020-03-31
申请号：US15607780
申请日：2017-05-30
Applicant: STMicroelectronics (Alps) SAS , STMicroelectronics SA
Inventor： Yves Mazoyer , Philippe Galy , Philippe Sirito-Olivier
Abstract: Electrostatic discharge (ESD) protection is provided by a circuit including a resistor having a first terminal and a second terminal, a zener diode having a cathode terminal directly connected to said first terminal and an anode terminal directly connected to a third terminal, and a clamp diode having a cathode terminal directly connected to said second terminal and an anode terminal directly connected to said third terminal.
-
Patent Agency Ranking
公开(公告)号：US10593361B2
公开(公告)日：2020-03-17
申请号：US15867223
申请日：2018-01-10
Inventor： Jonathan Cottinet , Jean Claude Bini
Abstract: A method for transmitting and/or receiving a potential aggressor audio signal includes a transmission and/or a reception of successive groups of data timed by a first clock signal within respective successive frames synchronized by a second clock signal. In the presence of a risk of interference of the potential aggressor audio signal with a different, potential victim, signal, during the transmission or reception of the potential aggressor audio signal, the frequency of the first clock signal is modified while keeping the frequency of the second clock signal unchanged.
-
公开(公告)号：US20200073051A1
公开(公告)日：2020-03-05
申请号：US16549843
申请日：2019-08-23
Inventor： Charles Baudot , Sylvain Guerber , Patrick Le Maitre
IPC: G02B6/125
Abstract: In one embodiment, a waveguide includes an upstream portion, a downstream portion, and an intermediate portion between the upstream portion and the downstream portion. A first band is disposed on an insulating layer, the first band oriented along a first direction. A first lateral strip and a second lateral strip are disposed on either side of the first band, the first lateral strip and the second lateral strip being thinner or interrupted along the intermediate portion.
-
公开(公告)号：US10560092B2
公开(公告)日：2020-02-11
申请号：US16274844
申请日：2019-02-13
Inventor： Vanni Poletto , David F. Swanson , Giovanni Luca Torrisi , Laurent Chevalier
IPC: H03K17/687 , G01R19/165 , G05B11/42
Abstract: A circuit for controlling a first plurality of transistors connected in parallel and a second plurality of transistors connected in parallel, includes: a first plurality of stages, a respective one of the first plurality of stages being configured to supply a first control signal to a respective one of the first plurality of transistors; and a second plurality of stages, a respective one of the second plurality of stages being configured to supply a second control signal to a respective one of the second plurality of transistors. An output current of the respective one of the first plurality of stages is regulated based on a difference between a first value representative of a sum of output currents of each stage of the first plurality of stages and a second value representative of a sum of set points assigned to the first plurality of stages.
-
99.发明申请公开(公告)号：US20200005872A1
公开(公告)日：2020-01-02
申请号：US16432369
申请日：2019-06-05
Inventor： Leonardo Valencia Rissetto , Elise Le Roux , Christophe Forel
Abstract: A method can be used for programming a group of memory cells of a non-volatile memory device in a programming window that has a duration longer than a programming duration of a memory cell. The programming window is subdivided into a number of time intervals. A programming profile that was determined by simulation while taking into account a reference criterion is retrieved. The programming profile includes, for each time interval, a maximum number of memory cells that can be triggered for programming within each time interval. The memory device is programmed in the programming window, interval-wise, using the programming profile.
-
公开(公告)号：US10423179B2
公开(公告)日：2019-09-24
申请号：US16381541
申请日：2019-04-11
Applicant: STMicroelectronics (Alps) SAS
Inventor： Alexandre Pons
IPC: H02J7/00 , G05F1/59 , H03F3/45 , H02J7/02 , G05F1/56 , H01R24/60 , H02J7/06 , G05F1/569 , H01R107/00 , H02J7/10
Abstract: A low dropout voltage regulator unit includes an error amplifier and a power stage having an output terminal that is looped back onto the error amplifier and is capable of delivering an output current to a load. The unit includes multiple main supply inputs that are intended to potentially receive, respectively, multiple different supply voltages. The power stage includes multiple power paths that are connected, respectively, between the main supply inputs and the output terminal, are individually selectable and each comprise an output transistor. The unit also includes a selector circuit connected to the main supply inputs and configured to select one of the power paths according to a selection criterion. The error amplifier includes an output stage configured to selectively control the output transistor of the selected power path.
-
-
-
-
-
-
-
-
-
Search Results
300
records
(took 0.021 seconds)
