Method and apparatus for an active negative-capacitor circuit to cancel the input capacitance of comparators
    16.
    发明授权
    Method and apparatus for an active negative-capacitor circuit to cancel the input capacitance of comparators 有权
    用于消除比较器的输入电容的有源负电容电路的方法和装置

    公开(公告)号:US09484941B2

    公开(公告)日:2016-11-01

    申请号:US14995471

    申请日:2016-01-14

    Inventor: Dai Dai

    Abstract: A negative-capacitance circuit comprises a first node coupled to a drain of a first transistor and a gate of a second transistor; a second node coupled to a drain of the second transistor and a gate of the first transistor; a capacitor coupled between a source of the first transistor and a source of the second transistor; a first current mirror coupled between a supply voltage and the source of the first transistor; and a second current mirror coupled between the supply voltage and the source of the second transistor. The circuit can be configured to drive the differential capacitive load between the first and second nodes in a shorter time period, thereby increasing the transfer bandwidth of the differential signal.

    Abstract translation: 负电容电路包括耦合到第一晶体管的漏极和第二晶体管的栅极的第一节点; 耦合到所述第二晶体管的漏极和所述第一晶体管的栅极的第二节点; 耦合在所述第一晶体管的源极和所述第二晶体管的源极之间的电容器; 耦合在电源电压和第一晶体管的源极之间的第一电流镜; 以及耦合在所述电源电压和所述第二晶体管的源极之间的第二电流镜。 电路可以被配置为在较短的时间段内驱动第一和第二节点之间的差分电容性负载,从而增加差分信号的传输带宽。

    Method and apparatus of a fully-pipelined FFT
    17.
    发明授权
    Method and apparatus of a fully-pipelined FFT 有权
    全流水线FFT的方法和装置

    公开(公告)号:US09418047B2

    公开(公告)日:2016-08-16

    申请号:US14192725

    申请日:2014-02-27

    CPC classification number: G06F17/142

    Abstract: A plurality of three bit units (called triplets) are permuted by a shuffler to shuffle the positions of the triplets into different patterns which are used to specific the read/write operation of a memory. For example, the least significant triplet in a conventional counter can be placed in the most significant position of a permuted three triplet pattern. The count of this permuted counter triplet generates addresses that jump 64 positions each clock cycle. These permutations can then be used to generate read and write control information to read from/write to memory banks conducive for efficient Radix-8 Butterfly operation. In addition, one or more triplets can also determine if a barrel shifter or right circular shift is required to shift data from one data lane to a second data lane. The triplets allow efficient FFT operation in a pipelined structure.

    Abstract translation: 多个三位单元(称为三元组)由洗牌器置换,以将三元组的位置洗牌到用于特定存储器的读/写操作的不同模式中。 例如,常规计数器中的最低有效三重态可以被置于置换的三重态图案的最重要位置。 这个置换的计数器三元组的计数产生每个时钟周期跳转64个位置的地址。 然后可以使用这些排列来产生读/写控制信息,从而有助于高效的“八只蝴蝶”操作从存储器库读/写。 此外,一个或多个三元组还可以确定是否需要桶形移位器或右循环移位来将数据从一个数据通道移动到第二数据通道。 三元组允许在流水线结构中进行有效的FFT运算。

    Method and Apparatus of an Architecture to Switch Equalization Based on Signal Delay Spread
    19.
    发明申请
    Method and Apparatus of an Architecture to Switch Equalization Based on Signal Delay Spread 有权
    基于信号延迟传播的开关均衡的架构方法与装置

    公开(公告)号:US20150270993A1

    公开(公告)日:2015-09-24

    申请号:US14223516

    申请日:2014-03-24

    Abstract: The 60 GHz channel between the transmitter and receiver can have AWGN characteristics allowing a Time Domain Equalizer (TDE) to be used at the receiver instead of a Frequency Domain Equalizer (FDE). The complexity of performing matrix inversion on a received signal is reduced when directional antennas are used in a 60 GHz system. Incorporating the TDE in place of the FDE saves almost an order of magnitude in power dissipation. For portable units, such a savings is beneficial since the battery life can be extended. The signal quality of wireless channel is based on the characteristics of the received signal to switch the equalization operation from a system performing FDE to TDE and vice versa. The receiver adapts to the received signal to reduce the power dissipation of the system.

    Abstract translation: 发射机和接收机之间的60 GHz信道可以具有AWGN特性,允许在接收机而不是频域均衡器(FDE)使用时域均衡器(TDE)。 当在60GHz系统中使用定向天线时,对接收信号执行矩阵反演的复杂度降低。 结合TDE代替FDE节省了功耗的几乎一个数量级。 对于便携式设备,这样的节省是有益的,因为电池寿命可以延长。 无线信道的信号质量基于接收信号的特性,以将均衡操作从执行FDE的系统切换到TDE,反之亦然。 接收机适应接收到的信号,以减少系统的功耗。

    Frequency pulling reduction in wide-band direct conversion transmitters
    20.
    发明授权
    Frequency pulling reduction in wide-band direct conversion transmitters 有权
    宽带直接转换发射机降频

    公开(公告)号:US09088308B2

    公开(公告)日:2015-07-21

    申请号:US13789682

    申请日:2013-03-08

    Inventor: Zaw Soe

    CPC classification number: H04B1/02 H03D7/165

    Abstract: In an up-converter path of a transmitter, wide-band signal system like direct conversion WiGig, a high pass filter (HPF) is placed in the baseband path after the low pass filter (LPF) but before the mixers. The baseband signal of WiGig can have a bandwidth of 800 MHz. The HPF removes the frequencies from 0-40 MHz from the baseband signal and degrades the overall signal of the baseband by a dB or so. However, the frequency pulling is significantly reduced since oscillator frequency and Radio frequency (RF) transmitter frequencies after conversion become further separated when compared a system using to the conventional approach. This causes the injected signal to fall outside the locking range of the oscillator. The concern of substrate coupling is reduced and allows for a reduction in the physical distance between the oscillator and the mixer and reduces a shift in the desired target frequency of operation.

    Abstract translation: 在发射机的上转换器路径中,像直接转换WiGig这样的宽带信号系统,高通滤波器(HPF)在低通滤波器(LPF)之后但在混频器之前被置于基带路径中。 WiGig的基带信号可以具有800 MHz的带宽。 HPF从基带信号中删除0-40 MHz的频率,并将基带的整体信号降低dB左右。 然而,与使用传统方法的系统进行比较时,振荡器频率和转换后的射频(RF)发射机频率变得更加分离时,频率牵引显着减少。 这会使注入的信号落在振荡器的锁定范围之外。 衬底耦合的问题被减少并且允许减小振荡器和混频器之间的物理距离,并减少所需目标操作频率的偏移。

Patent Agency Ranking