中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

18 records (took 0.02 seconds)

    Remotely controlled crowd-sourced media capture
    12.
    发明授权
    Remotely controlled crowd-sourced media capture 有权
    遥控人群来源的媒体捕获

    公开(公告)号：US09350909B2

    公开(公告)日：2016-05-24

    申请号：US13978850

    申请日：2013-02-01

    Applicant: Empire Technology Development LLC

    Inventor： Gad S. Sheaffer ,  Shmuel Ur ,  David Hirshberg ,  Yesha Sivan ,  Menahem Kaplan

    IPC: H04N5/232 ,  G06F3/00

    CPC classification number: H04L67/025 ,  G06F3/005 ,  H04L51/046 ,  H04L65/602 ,  H04N5/23203 ,  H04N5/23296

    Abstract: The disclosed technology receives at a second computing device a message from a first computing device comprising at least an indication of a physical motion, a requested motion, or an indication of a camera control operation. The indicated motion can correspond to a physical motion made to the first computing device. The indicated camera control operation can correspond to a camera control operation made at the first computing device. The technology requests to physically move the second computing device if the received message indicates a motion; and controls a digital camera associated with the second computing device if the received message indicates a camera control operation made at the first computing device.

    Abstract translation: 所公开的技术在第二计算设备处接收来自第一计算设备的消息，该消息至少包括物理运动，所请求的运动或相机控制操作的指示的指示。 所指示的运动可以对应于对第一计算设备进行的物理运动。 所指示的相机控制操作可以对应于在第一计算设备处进行的相机控制操作。 如果接收到的消息指示运动，则技术要求物理地移动第二计算设备; 并且如果所接收的消息指示在第一计算设备处进行的相机控制操作，则控制与第二计算设备相关联的数字照相机。

    Memory attack detection
    14.
    发明授权
    Memory attack detection 有权

    公开(公告)号：US09965626B2

    公开(公告)日：2018-05-08

    申请号：US14370399

    申请日：2013-07-18

    Applicant: EMPIRE TECHNOLOGY DEVELOPMENT LLC

    Inventor： Mordehai Margalit ,  Shmuel Ur ,  David Hirshberg ,  Shimon Gruper

    IPC: G06F21/55 ,  G06F21/74 ,  G06F12/14 ,  G06F21/79

    CPC classification number: G06F21/554 ,  G06F12/1425 ,  G06F21/74 ,  G06F21/79

    Abstract: Technologies are generally described for systems, devices and methods effective to detect a potential attack on a memory of a memory device. In some examples, a processor may send a request to the memory device. The request may include a request for information that relates to memory writes to the memory of the memory device. The processor may receive a response from the memory device. The response may include the information that relates to the memory writes. The processor may determine, based on the response, an amount of memory of the memory device written to during an interval of time. The processor may detect the potential attack based on the amount of memory written to and based on the interval of time. The processor may then generate an alert based on the detection of the potential attack.

    Utilization of solid state memory devices
    15.
    发明授权
    Utilization of solid state memory devices 有权

    公开(公告)号：US09846661B2

    公开(公告)日：2017-12-19

    申请号：US14333943

    申请日：2014-07-17

    Applicant: EMPIRE TECHNOLOGY DEVELOPMENT LLC

    Inventor： Mordehai Margalit ,  Shmuel Ur ,  David Hirshberg ,  Shimon Gruper ,  Menahem Kaplan

    IPC: G06F13/28 ,  G06F13/40

    CPC classification number: G06F13/28 ,  G06F13/4022

    Abstract: Technologies are generally described for systems, devices and methods effective to utilize a solid state memory device. A memory device may include one or more input/output ports effective to receive data at, and facilitate transfer from, the memory device. The memory device may further include a memory controller. The memory controller may be effective to control access to data stored in the memory device. The memory device may further include two or more flash chips effective to store data in the memory device. The memory device may further include a crossbar switch. The crossbar switch may be coupled between the one or more input/output ports and the two or more flash chips. The crossbar switch may be effective to enable the one or more input/output ports to access the two or more flash chips through the memory controller.

    USER INTERFACE DELEGATION TO A DELEGATED DEVICE
    16.
    发明申请
    USER INTERFACE DELEGATION TO A DELEGATED DEVICE 审中-公开

    公开(公告)号：US20170289239A1

    公开(公告)日：2017-10-05

    申请号：US15626231

    申请日：2017-06-19

    Applicant: Empire Technology Development LLC

    Inventor： David Hirshberg

    IPC: H04L29/08 ,  G06F3/0484

    CPC classification number: H04L67/06 ,  G06F3/04842 ,  G06F3/04847 ,  G06F9/54 ,  G06F21/6218 ,  G06F2209/549 ,  G06Q10/107 ,  H04B7/0689 ,  H04L47/76 ,  H04L65/105

    Abstract: The present technology provides an illustrative method for delegating user interface-related tasks. In some examples, the method includes receiving a request to delegate a user interface-related task to a delegated computing device, and causing the transceiver of the delegating device to send a delegation command to the delegated computing device to establish a delegation session on the delegated computing device. The delegation command requests establishment of a delegated user interface to facilitate performance of the user interface-related task on the delegated computing device, and the delegated user interface is substantially similar to the user interface of the delegating device. The method also includes exchanging data associated with the user interface-related task with the delegated computing device.

    Instance monitor
    17.
    发明授权
    Instance monitor 有权
    实例监视器

    公开(公告)号：US09430350B2

    公开(公告)日：2016-08-30

    申请号：US13983654

    申请日：2013-03-22

    Applicant: EMPIRE TECHNOLOGY DEVELOPMENT, LLC

    Inventor： Shmuel Ur ,  David Hirshberg ,  Vlad Grigore Dabija ,  Shimon Gruper ,  Gad S. Sheaffer ,  Mordehai Margalit

    IPC: G06F15/173 ,  G06F11/30 ,  G06F11/14 ,  G06F21/54 ,  G06F21/55

    CPC classification number: G06F11/3003 ,  G06F11/1479 ,  G06F11/3093 ,  G06F21/54 ,  G06F21/554 ,  G06F2201/86 ,  G06F2201/865

    Abstract: Methods to facilitate monitoring the execution of a first instance and a second instance, such as multiple instantiations of a program, are generally described. The methods may include generating a first instance and a second instance, appending first monitoring instructions to the first instance to produce a first modified instance and appending second monitoring instructions to the second instance to produce a second modified instance. The first and second monitoring instructions may relate to monitoring an execution of the first instance and the second instance. The processor may further send the first modified instance to a first computing device and send the second modified instance to a second computing device different from the first computing device. The computing devices may provide different computational functionality and/or may split a load in processing the program.

    Abstract translation: 通常描述便于监视第一实例和第二实例（诸如程序的多个实例化）的执行的方法。 所述方法可以包括生成第一实例和第二实例，将第一监视指令附加到第一实例以产生第一修改实例，并将第二监视指令附加到第二实例以产生第二修改实例。 第一和第二监视指令可以涉及监视第一实例和第二实例的执行。 处理器还可以将第一修改实例发送到第一计算设备，并将第二修改实例发送到与第一计算设备不同的第二计算设备。 计算设备可以提供不同的计算功能和/或可以在处理程序时拆分负载。

    HARDWARE INTERCONNECT BASED COMMUNICATION BETWEEN SOLID STATE DRIVE CONTROLLERS
    18.
    发明申请
    HARDWARE INTERCONNECT BASED COMMUNICATION BETWEEN SOLID STATE DRIVE CONTROLLERS 有权
    固态控制器之间的硬件互连通信

    公开(公告)号：US20150242128A1

    公开(公告)日：2015-08-27

    申请号：US14371706

    申请日：2013-12-09

    Applicant: Empire Technology Development LLC

    Inventor： Mordehai Margalit ,  David Hirshberg ,  Netzer Moriya

    IPC: G06F3/06

    CPC classification number: G06F3/0608 ,  G06F3/061 ,  G06F3/0619 ,  G06F3/0641 ,  G06F3/0658 ,  G06F3/0665 ,  G06F3/0688 ,  G06F3/0689 ,  G06F2003/0692

    Abstract: Technologies are generally described to establish a hardware interconnect based communication between SSD controllers. According to some examples, a first solid state drive (SSD) controller and a second SSD controller are detected. The hardware interconnect is detected between the first SSD controller and the second SSD controller. Next, a communication connection between the first SSD controller and the second SSD controller is established through the hardware interconnect. The first SSD controller may be allowed to manage a flash controller of the second SSD controller for tasks that include a deduplication task and a low level redundant array of independent disks (RAID) task.

    Abstract translation: 通常描述技术来建立SSD控制器之间的基于硬件互连的通信。 根据一些示例，检测到第一固态驱动器（SSD）控制器和第二SSD控制器。 在第一SSD控制器和第二SSD控制器之间检测硬件互连。 接下来，通过硬件互连建立第一SSD控制器和第二SSD控制器之间的通信连接。 可以允许第一SSD控制器管理第二SSD控制器的闪存控制器，用于包括重复数据删除任务和独立磁盘（RAID）任务的低级冗余阵列的任务。

Patent Agency Ranking