Reducing distortion using joint storage
    12.
    发明授权
    Reducing distortion using joint storage 有权
    使用联合储存减少失真

    公开(公告)号:US08300478B2

    公开(公告)日:2012-10-30

    申请号:US13412780

    申请日:2012-03-06

    CPC classification number: G11C11/5628 G11C16/10 G11C16/3418

    Abstract: A method for data storage includes predefining an order of programming a plurality of analog memory cells that are arranged in rows. The order specifies that for a given row having neighboring rows on first and second sides, the memory cells in the given row are programmed only while the memory cells in the neighboring rows on at least one of the sides are in an erased state, and that the memory cells in the given row are programmed to assume a highest programming level, which corresponds to a largest analog value among the programming levels of the cells, only after programming all the memory cells in the given row to assume the programming levels other than the highest level. Data is stored in the memory cells by programming the memory cells in accordance with the predefined order.

    Abstract translation: 一种用于数据存储的方法包括预先定义以行排列的多个模拟存储器单元的编程顺序。 该顺序指定对于在第一和第二侧具有相邻行的给定行,只有当至少一个侧面上的相邻行中的存储器单元处于擦除状态时,给定行中的存储器单元被编程,并且该 给定行中的存储器单元被编程为假设最高编程电平,其对应于单元的编程电平中的最大模拟值,只有在编程给定行中的所有存储器单元之后才采用除 最高水平。 根据预定义的顺序对存储器单元进行编程,将数据存储在存储器单元中。

    Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
    13.
    发明授权
    Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N 有权
    在N位/单元模拟存储单元器件中以M位/单元密度存储,M> N

    公开(公告)号:US08208304B2

    公开(公告)日:2012-06-26

    申请号:US12618732

    申请日:2009-11-15

    Abstract: A method for data storage includes accepting data for storage in a memory that includes multiple analog memory cells and supports a set of built-in programming commands. Each of the programming commands programs a respective page, selected from a group of N pages, in a subset of the memory cells. The subset of the memory cells is programmed to store M pages of the data, M>N, by performing a sequence of the programming commands drawn only from the set.

    Abstract translation: 一种用于数据存储的方法包括接收用于存储在包括多个模拟存储器单元的存储器中的数据,并且支持一组内置的编程命令。 每个编程命令在存储器单元的子集中编写从一组N页中选择的相应页面。 存储器单元的子集被编程为通过执行仅从集合中绘制的编程命令的序列来存储数据的M页M> N。

    Efficient readout schemes for analog memory cell devices using multiple read threshold sets
    14.
    发明授权
    Efficient readout schemes for analog memory cell devices using multiple read threshold sets 有权
    使用多个读取阈值集的模拟存储器单元器件的高效读出方案

    公开(公告)号:US08174857B1

    公开(公告)日:2012-05-08

    申请号:US12649360

    申请日:2009-12-30

    CPC classification number: G11C11/5642

    Abstract: A method for data readout includes storing two or more candidate sets of read thresholds for reading from a memory device that includes a plurality of analog memory cells. A group of the memory cells from which data is to be read is identified. An order is defined among the candidate sets of the read thresholds responsively to a criterion defined over the group of the memory cells. Data readout from the group of the memory cells is attempted by iterating over the candidate sets according to the order, until the data is read successfully.

    Abstract translation: 一种用于数据读出的方法包括从包括多个模拟存储器单元的存储器件存储用于读取的两个或更多个用于读取的候选读取阈值组。 识别要从中读取数据的一组存储单元。 响应于在存储器单元组上定义的标准,在读取阈值的候选组中定义顺序。 通过根据顺序迭代候选集来尝试来自存储器单元组的数据读取,直到数据被成功读取。

    PROGRAMMING ORDERS FOR REDUCING DISTORTION IN ARRAYS OF MULTI-LEVEL ANALOG MEMORY CELLS
    15.
    发明申请
    PROGRAMMING ORDERS FOR REDUCING DISTORTION IN ARRAYS OF MULTI-LEVEL ANALOG MEMORY CELLS 有权
    用于减少多级模拟记忆细胞阵列失真的编程方式

    公开(公告)号:US20100157675A1

    公开(公告)日:2010-06-24

    申请号:US12721585

    申请日:2010-03-11

    Abstract: A method for data storage includes predefining an order of programming a plurality of analog memory cells that are arranged in rows. The order specifies that for a given row having neighboring rows on first and second sides, the memory cells in the given row are programmed only while the memory cells in the neighboring rows on at least one of the sides are in an erased state, and that the memory cells in the given row are programmed to assume a highest programming level, which corresponds to a largest analog value among the programming levels of the cells, only after programming all the memory cells in the given row to assume the programming levels other than the highest level. Data is stored in the memory cells by programming the memory cells in accordance with the predefined order.

    Abstract translation: 一种用于数据存储的方法包括预先定义以行排列的多个模拟存储器单元的编程顺序。 该顺序指定对于在第一和第二侧具有相邻行的给定行,只有当至少一个侧面上的相邻行中的存储器单元处于擦除状态时,给定行中的存储器单元被编程,并且该 给定行中的存储器单元被编程为假设最高编程电平,其对应于单元的编程电平中的最大模拟值,只有在编程给定行中的所有存储器单元之后才采用除 最高水平。 根据预定义的顺序对存储器单元进行编程,将数据存储在存储器单元中。

    EFFICIENT INTERFERENCE CANCELLATION IN ANALOG MEMORY CELL ARRAYS
    16.
    发明申请
    EFFICIENT INTERFERENCE CANCELLATION IN ANALOG MEMORY CELL ARRAYS 有权
    在模拟存储器单元阵列中有效的干扰消除

    公开(公告)号:US20090158126A1

    公开(公告)日:2009-06-18

    申请号:US12332368

    申请日:2008-12-11

    Abstract: A method includes storing data in a group of analog memory cells by writing first storage values to the cells. After storing the data, second storage values are read from the cells using one or more first read thresholds. Third storage values that potentially cause cross-coupling interference in the second storage values are identified, and the third storage values are processed, to identify a subset of the second storage values as severely-interfered values. Fourth storage values are selectively re-read from the cells holding the severely-interfered values using one or more second read thresholds, different from the first read thresholds. The cross-coupling interference in the severely-interfered storage values is canceled using the re-read fourth storage values. The second storage values, including the severely-interfered values in which the cross-coupling interference has been canceled, are processed so as to reconstruct the data stored in the cell group.

    Abstract translation: 一种方法包括通过将第一存储值写入单元来将数据存储在一组模拟存储单元中。 在存储数据之后,使用一个或多个第一读取阈值从单元读取第二存储值。 识别潜在地在第二存储值中引起交叉耦合干扰的第三存储值,并且处理第三存储值,以将第二存储值的子集识别为严重干扰的值。 使用与第一读取阈值不同的一个或多个第二读取阈值,从保持严重干扰值的单元有选择地重新读取第四存储值。 使用重新读取的第四存储值来消除严重干扰的存储值中的交叉耦合干扰。 处理包括交叉耦合干扰已被消除的严重干扰值的第二存储值,以便重构存储在小区组中的数据。

    Dual ECC decoder
    18.
    发明授权
    Dual ECC decoder 有权
    双ECC解码器

    公开(公告)号:US08429498B1

    公开(公告)日:2013-04-23

    申请号:US12728289

    申请日:2010-03-22

    CPC classification number: G06F11/1048 G11C2029/0411

    Abstract: A decoding apparatus includes a decoder and a control unit. The decoder includes circuitry that is configured to decode an Error Correction Code (ECC) by operating in one of a first operational mode having a first power consumption, and a second operational mode, in which at least part of the circuitry that is active during the first operational mode is deactivated and which has a second power consumption that is lower than the first power consumption. The control unit is configured to evaluate a criterion with respect to an input code word, to select one of the first and second operational modes responsively to the criterion, and to invoke the decoder to decode the input code word using the selected operational mode.

    Abstract translation: 解码装置包括解码器和控制单元。 解码器包括经配置以通过以具有第一功率消耗的第一操作模式和第二操作模式之一进行操作来解码错误校正码(ECC)的电路,其中在该期间内的有效电路的至少一部分 第一操作模式被禁用并且具有低于第一功率消耗的第二功率消耗。 控制单元被配置为评估关于输入代码字的标准,以响应于该标准选择第一和第二操作模式中的一个,并且使用所选择的操作模式调用解码器对输入的代码字进行解码。

    DATA SCRAMBLING SCHEMES FOR MEMORY DEVICES
    19.
    发明申请
    DATA SCRAMBLING SCHEMES FOR MEMORY DEVICES 有权
    用于存储器件的数据扫描方案

    公开(公告)号:US20120297271A1

    公开(公告)日:2012-11-22

    申请号:US13565122

    申请日:2012-08-02

    CPC classification number: G06F11/1048

    Abstract: A method for data storage includes defining a set of scrambling sequences, each sequence including bits in respective bit positions having bit values, such that a distribution of the bit values in any give bit position satisfies a predefined statistical criterion. Each data word is scrambled using a respective scrambling sequence selected from the set. The scrambled data words are stored in the memory device.

    Abstract translation: 一种用于数据存储的方法包括定义一组加扰序列,每个序列包括具有比特值的相应比特位置中的比特,使得任何给定比特位置中的比特值的分布满足预定义的统计标准。 使用从集合中选择的相应加扰序列对每个数据字进行加扰。 加扰的数据字被存储在存储器件中。

    EFFICIENT RE-READ OPERATIONS IN ANALOG MEMORY CELL ARRAYS

    公开(公告)号:US20120272122A1

    公开(公告)日:2012-10-25

    申请号:US13523421

    申请日:2012-06-14

    Abstract: A method for data storage includes storing data, which is encoded with an Error Correction Code (ECC), in a group of analog memory cells by writing respective first storage values to the memory cells in the group. After storing the data, respective second storage values are read from the memory cells in the group, and the read second storage values are processed so as to decode the ECC. Responsively to a failure in decoding the ECC, one or more of the second storage values that potentially caused the failure are identified as suspect storage values. Respective third storage values are re-read from a subset of the memory cells that includes the memory cells holding the suspect storage values. The ECC is re-decoded using the third storage values so as to reconstruct the stored data.

Patent Agency Ranking