-
公开(公告)号：US20170277631A1
公开(公告)日：2017-09-28
申请号：US15505660
申请日：2014-09-22
Applicant: HITACHI, LTD.
Inventor： Masahiro TSURUYA , Atsushi KAWAMURA , Akifumi SUZUKI , Hideyuki KOSEKI
IPC: G06F12/06 , G11C11/56 , G11C16/06 , G11C29/00 , G11C11/4074 , G11C11/404 , G11C15/04
CPC classification number: G06F12/063 , G06F12/00 , G06F12/02 , G11C8/06 , G11C11/404 , G11C11/4074 , G11C11/5642 , G11C15/04 , G11C16/0483 , G11C16/06 , G11C29/76
Abstract: The present invention improves an access performance in an SSD device in which a nonvolatile semiconductor, such as a NAND flash memory, is mounted, or in a storage subsystem having the SSD device built therein, and achieves longer operating life. For this purpose, a plurality of units (logical-physical sizes) for associating a logical address with a physical address is provided in the SSD device or the storage subsystem, and an appropriate logical-physical size is selected in accordance with an I/O size or I/O pattern accessed from a superior device.
-
公开(公告)号：US20150378613A1
公开(公告)日：2015-12-31
申请号：US14767048
申请日：2013-05-17
Applicant: Hitachi, Ltd.
Inventor： Hideyuki KOSEKI
IPC: G06F3/06
CPC classification number: G06F3/0608 , G06F3/06 , G06F3/0619 , G06F3/0635 , G06F3/0641 , G06F3/0655 , G06F3/0665 , G06F3/067 , G06F3/0688 , G06F3/0689
Abstract: A storage device comprises plural memory units and a storage controller that controls the memory units as a RAID group. Each memory unit is provided with a nonvolatile semiconductor memory (e.g. flash memory) chip and a memory controller that compresses data and stores the compressed data into the nonvolatile semiconductor memory chips. The memory controller makes a logical memory area available to the storage controller. The storage controller divides the logical memory area into plural entries each of which is a logical memory area of a prescribed size, acquires from respective memory unit capacity information on the data capacity stored into the nonvolatile semiconductor memory, and exchanges data of entries between the semiconductor memory units on the basis of the capacity information.
Abstract translation: 存储装置包括多个存储器单元和将存储器单元控制为RAID组的存储控制器。 每个存储器单元设置有非易失性半导体存储器（例如闪速存储器）芯片和存储器控制器，其压缩数据并将压缩数据存储到非易失性半导体存储器芯片中。 存储器控制器使逻辑存储器区域可用于存储控制器。 存储控制器将逻辑存储器区域划分为多个条目，每个条目是规定大小的逻辑存储区域，从相应的存储单元获取存储在非易失性半导体存储器中的数据容量的容量信息，并且交换半导体 内存单元在容量信息的基础上。
-
公开(公告)号：US20240020206A1
公开(公告)日：2024-01-18
申请号：US18115912
申请日：2023-03-01
Applicant: Hitachi, Ltd.
Inventor： Masahiro ARAI , Akira DEGUCHI , Hideyuki KOSEKI
IPC: G06F11/14
CPC classification number: G06F11/1469 , G06F11/1464 , G06F11/1451 , G06F2201/84
Abstract: In a storage system that is connected via networks to a cloud system, which provides an object store, and backs up backup data of a predetermined volume as an object to the object store, the storage system includes a processor, and the processor is configured to determine whether the storage system stores a snapshot associated with a volume at a first point in time to be restored, and restore the volume at the first point in time using the snapshot when it is determined that the storage system stores the snapshot.
-
公开(公告)号：US20210279130A1
公开(公告)日：2021-09-09
申请号：US16324882
申请日：2017-05-30
Applicant: Hitachi, Ltd.
Inventor： Nagamasa MIZUSHIMA , Akifumi SUZUKI , Hideyuki KOSEKI
IPC: G06F11/10 , G06F3/06 , G06F1/3296 , G01K3/06
Abstract: t is assumed that at least one of the plurality of nonvolatile semiconductor memory devices is a nonvolatile semiconductor memory device (hereinafter, referred to as a first memory device) in a low power consumption state in which error check processing and refresh processing cannot be performed. A storage apparatus releases a low power consumption state of a first memory device at a timing according to a lapsed time after the first memory device is in the low power consumption state and an estimated ambient temperature of the first memory device at the lapsed time. When the low power consumption state is released, the first memory device executes the error check processing and the refresh processing.
-
公开(公告)号：US20210042062A1
公开(公告)日：2021-02-11
申请号：US16795735
申请日：2020-02-20
Applicant: Hitachi, Ltd.
Inventor： Kenichi BETSUNO , Nobumitsu TAKAOKA , Hideyuki KOSEKI
IPC: G06F3/06
Abstract: A storage system includes controllers, physical storage devices, and logical storage devices to which storage areas are assigned from the physical storage devices. The controllers each have the physical storage device being different from that of each other and the host connected thereto being different from that of each other, and are each able to access the physical storage device and the host that are not connected thereto, through another controller. Any one of the controllers has an ownership to process an access request concerning the logical storage device. At least one controller determines that the ownership is caused to be moved among the controllers, based on an index of accesses to the physical storage device that includes the storage area to be assigned to the logical storage device and an index of accesses to the host that accesses the logical storage device.
-
Patent Agency Ranking
公开(公告)号：US20170010944A1
公开(公告)日：2017-01-12
申请号：US15113511
申请日：2014-01-29
Applicant: HITACHI, LTD.
Inventor： Hideo SAITO , Junji OGAWA , Hiroaki AKUTSU , Hideyuki KOSEKI , Atsushi KAWAMURA
CPC classification number: G06F11/2094 , G06F3/0614 , G06F3/0619 , G06F3/064 , G06F3/0653 , G06F3/0659 , G06F3/0665 , G06F3/0688 , G06F2201/805 , G06F2201/82
Abstract: A storage apparatus includes: a plurality of flash memory devices each including: a plurality of flash memory chips each including a plurality of physical blocks being data erasure units; and a flash controller configured to provide logical storage areas by associating at least one of the plurality of physical blocks with the logical storage areas; and a RAID controller configured to: manage a plurality of virtual drives each including a part of the logical storage areas provided by each of the plurality of flash memory devices; and control the plurality of virtual drives as a RAID group.
Abstract translation: 一种存储装置，包括：多个闪速存储器件，每个闪存器件包括：多个闪速存储器芯片，每个闪存芯片包括多个物理块，为数据擦除单元; 以及闪存控制器，被配置为通过将所述多个物理块中的至少一个与所述逻辑存储区域相关联来提供逻辑存储区域; 以及RAID控制器，被配置为：管理多个虚拟驱动器，每个虚拟驱动器包括由所述多个闪速存储器设备中的每一个提供的逻辑存储区域的一部分; 并将多个虚拟驱动器控制为RAID组。
-
公开(公告)号：US20160233880A1
公开(公告)日：2016-08-11
申请号：US14360500
申请日：2013-08-09
Applicant: Hitachi, Ltd.
Inventor： Nagamasa MIZUSHIMA , Hideyuki KOSEKI , Atsushi KAWAMURA
CPC classification number: H03M7/3084 , G06F3/0608 , G06F3/0619 , G06F3/065 , G06F3/0688 , H03M7/3086 , H03M7/3088 , H03M7/6005 , H03M7/6017
Abstract: The present invention guarantees throughput for decompressing compressed data.A data compression apparatus includes: a division unit that divides plaintext data inputted to the division unit into a plurality of plaintext blocks each having a prescribed plaintext block length; a compression unit that creates a payload for each plaintext block of the plurality of plaintext blocks by compressing the plaintext block using a sliding dictionary-type compression algorithm, creates a header indicating the length of the payload, and creates a compression block that includes the header and the payload; and a concatenation unit that creates compressed data by concatenating a plurality of compression blocks created from the plurality of plaintext blocks.
Abstract translation: 本发明保证解压缩压缩数据的吞吐量。 数据压缩装置包括：分割单元，其将输入到所述分割单元的明文数据分割成具有规定明文块长度的多个明文块; 压缩单元，其通过使用滑动字典型压缩算法压缩明文块来创建多个明文块中的每个明文块的有效载荷，创建指示有效载荷的长度的标题，并创建包括标题的压缩块 和有效载荷; 以及级联单元，其通过连接从所述多个明文块创建的多个压缩块来创建压缩数据。
-
公开(公告)号：US20150100721A1
公开(公告)日：2015-04-09
申请号：US14569923
申请日：2014-12-15
Applicant: Hitachi, Ltd.
Inventor： Hideyuki KOSEKI
IPC: G06F3/06
CPC classification number: G06F3/0616 , G06F3/0647 , G06F3/0653 , G06F3/0688 , G06F3/0689 , G06F11/108 , G06F12/0246 , G06F2211/1014 , G06F2212/401 , G06F2212/7204 , G06F2212/7208
Abstract: The storage system includes a plurality of storage devices and a storage controller. The storage controller stores a data request quantity indicating the data quantity of write data written to the target area in a specific period, and estimates, based on the quantity of request data and relationship information received from storage devices, the estimated data quantity written to the nonvolatile semiconductor memory chips based on the write data written to the target area in the specific period. The storage controller selects a second logical storage area with an estimated data quantity less than an estimated data quantity for the first logical storage area and assigned to a storage device different from a storage device assigned to the first logical storage area, and migrates the first data stored in the first logical storage area to the second logical storage area.
Abstract translation: 存储系统包括多个存储装置和存储控制器。 存储控制器存储指定在特定时间段中写入目标区域的写入数据的数据量的数据请求量，并且基于从存储装置接收的请求数据量和关系信息的量来估计写入到目标区域的估计数据量 非易失性半导体存储器芯片，其基于在特定时段内写入目标区域的写入数据。 存储控制器选择具有小于第一逻辑存储区域的估计数据量的估计数据量的第二逻辑存储区域，并将其分配给与分配给第一逻辑存储区域的存储设备不同的存储设备，并且迁移第一数据 存储在第一逻辑存储区域中的第二逻辑存储区域。
-
公开(公告)号：US20240111638A1
公开(公告)日：2024-04-04
申请号：US18119336
申请日：2023-03-09
Applicant: Hitachi, Ltd.
Inventor： Masahiro ARAI , Akira DEGUCHI , Hideyuki KOSEKI
CPC classification number: G06F11/1469 , G06F11/1464 , G06F11/2023
Abstract: In failover processing, a CPU restores data stored in a first volume to a second volume of a storage system, associates a unique ID of the first volume with the second volume, and stores the unique ID associated therewith in a memory. After the failover processing is completed, the CPU manages an update difference management bitmap indicating an updated content with respect to data stored in the second volume. The CPU transmits, in failback processing, update data updated after the failover processing among the data stored in the second volume to the first volume identified by the unique ID associated with the second volume based on the update difference management bitmap.
-
公开(公告)号：US20190220358A1
公开(公告)日：2019-07-18
申请号：US16327787
申请日：2017-02-06
Applicant: Hitachi, Ltd.
Inventor： Hiroki FUJII , Hideyuki KOSEKI
CPC classification number: G06F11/1092 , G06F3/06 , G06F3/0619 , G06F3/0644 , G06F3/0659 , G06F3/0689 , G06F11/0793 , G06F11/10 , G06F11/2092
Abstract: A disclosed method includes selecting one or more regions having a predetermined size or more in a logical address space of a first memory drive when the first memory drive is partially failed, transferring data of the one or more selected regions to a second memory drive, reading data from another memory drive, which forms a RAID group with the first memory drive, to restore lost data caused by the partial failure, and writing the restored lost data to the first memory drive.
-
-
-
-
-
-
-
-
-
Search Results
24
records
(took 0.022 seconds)
