-
公开(公告)号:US20230177817A1
公开(公告)日:2023-06-08
申请号:US17966067
申请日:2022-10-14
Applicant: Intel Corporation
Inventor: BARNAN DAS , MAYURESH M. VARERKAR , NARAYAN BISWAL , STANLEY J. BARAN , GOKCEN CILINGIR , NILESH V. SHAH , ARCHIE SHARMA , SHERINE ABDELHAK , PRANEETHA KOTHA , NEELAY PANDIT , JOHN C. WEAST , MIKE B. MACPHERSON , DUKHWAN KIM , LINDA L. HURD , ABHISHEK R. APPU , ALTUG KOKER , JOYDEEP RAY
IPC: G06V10/82 , G06F16/783 , G06F16/583 , G06V10/94 , G06V40/10 , G06V40/20 , G06F18/2413 , G06V10/764
CPC classification number: G06V10/82 , G06F16/784 , G06F16/5838 , G06V10/955 , G06V40/10 , G06V40/23 , G06V40/103 , G06F18/24143 , G06V10/764
Abstract: A mechanism is described for facilitating recognition, reidentification, and security in machine learning at autonomous machines. A method of embodiments, as described herein, includes facilitating a camera to detect one or more objects within a physical vicinity, the one or more objects including a person, and the physical vicinity including a house, where detecting includes capturing one or more images of one or more portions of a body of the person. The method may further include extracting body features based on the one or more portions of the body, comparing the extracted body features with feature vectors stored at a database, and building a classification model based on the extracted body features over a period of time to facilitate recognition or reidentification of the person independent of facial recognition of the person.
-
公开(公告)号:US20230029176A1
公开(公告)日:2023-01-26
申请号:US17868448
申请日:2022-07-19
Applicant: Intel Corporation
Inventor: JOYDEEP RAY , ARAVINDH ANANTARAMAN , ABHISHEK R. APPU , ALTUG KOKER , ELMOUSTAPHA OULD-AHMED-VALL , VALENTIN ANDREI , SUBRAMANIAM MAIYURAN , NICOLAS GALOPPO VON BORRIES , VARGHESE GEORGE , MIKE MACPHERSON , BEN ASHBAUGH , MURALI RAMADOSS , VIKRANTH VEMULAPALLI , WILLIAM SADLER , JONATHAN PEARCE , SUNGYE KIM
Abstract: Methods and apparatus relating to scalar core integration in a graphics processor. In an example, an apparatus comprises a processor to receive a set of workload instructions for a graphics workload from a host complex, determine a first subset of operations in the set of operations that is suitable for execution by a scalar processor complex of the graphics processing device and a second subset of operations in the set of operations that is suitable for execution by a vector processor complex of the graphics processing device, assign the first subset of operations to the scalar processor complex for execution to generate a first set of outputs, assign the second subset of operations to the vector processor complex for execution to generate a second set of outputs. Other embodiments are also disclosed and claimed.
-
公开(公告)号:US20210201556A1
公开(公告)日:2021-07-01
申请号:US17141431
申请日:2021-01-05
Applicant: Intel Corporation
Inventor: JOYDEEP RAY , ABHISHEK R. APPU , PATTABHIRAMAN K , BALAJI VEMBU , ALTUG KOKER , NIRANJAN L. COORAY , JOSH B. MASTRONARDE
Abstract: An apparatus and method are described for allocating local memories to virtual machines. For example, one embodiment of an apparatus comprises: a command streamer to queue commands from a plurality of virtual machines (VMs) or applications, the commands to be distributed from the command streamer and executed by graphics processing resources of a graphics processing unit (GPU); a tile cache to store graphics data associated with the plurality of VMs or applications as the commands are executed by the graphics processing resources; and tile cache allocation hardware logic to allocate a first portion of the tile cache to a first VM or application and a second portion of the tile cache to a second VM or application; the tile cache allocation hardware logic to further allocate a first region in system memory to store spill-over data when the first portion of the tile cache and/or the second portion of the file cache becomes full.
-
公开(公告)号:US20210150770A1
公开(公告)日:2021-05-20
申请号:US17095544
申请日:2020-11-11
Applicant: Intel Corporation
Inventor: ABHISHEK R. APPU , PRASOONKUMAR SURTI , JILL BOYCE , SUBRAMANIAM MAIYURAN , MICHAEL APODACA , ADAM T. LAKE , JAMES HOLLAND , VASANTH RANGANATHAN , ALTUG KOKER , LIDONG XU , NIKOS KABURLASOS
Abstract: Embodiments described herein provided for an instruction and associated logic to enable a processing resource including a tensor accelerator to perform optimized computation of sparse submatrix operations. One embodiment provides hardware logic to apply a numerical transform to matrix data to increase the sparsity of the data. Increasing the sparsity may result in a higher compression ratio when the matrix data is compressed.
-
公开(公告)号:US20190318550A1
公开(公告)日:2019-10-17
申请号:US16383849
申请日:2019-04-15
Applicant: Intel Corporation
Inventor: BARATH LAKSHAMANAN , LINDA l. HURD , BEN J. ASHBAUGH , ELMOUSTAPHA OULD-AHMED-VALL , LIWEI MA , JINGYI JIN , JUSTIN E. GOTTSCHLICH , CHANDRASEKARAN SAKTHIVEL , MICHAEL S. STRICKLAND , BRIAN T. LEWIS , LINDSEY KUPER , ALTUG KOKER , ABHISHEK R. APPU , PRASOONKUMAR SURTI , JOYDEEP RAY , BALAJI VEMBU , JAVIER S. TUREK , NAILA FAROOQUI
IPC: G07C5/00 , G06F9/50 , H04W28/08 , B60W30/00 , H04L29/08 , G01C21/34 , G05D1/00 , G08G1/01 , G06N20/00
Abstract: One embodiment provides for a computing device within an autonomous vehicle, the compute device comprising a wireless network device to enable a wireless data connection with an autonomous vehicle network, a set of multiple processors including a general-purpose processor and a general-purpose graphics processor, the set of multiple processors to execute a compute manager to manage execution of compute workloads associated with the autonomous vehicle, the compute workload associated with autonomous operations of the autonomous vehicle, and offload logic configured to execute on the set of multiple processors, the offload logic to determine to offload one or more of the compute workloads to one or more autonomous vehicles within range of the wireless network device.
-
公开(公告)号:US20190318446A1
公开(公告)日:2019-10-17
申请号:US16365056
申请日:2019-03-26
Applicant: Intel Corporation
Inventor: JOYDEEP RAY , ABHISHEK R. APPU , ALTUG KOKER , BALAJI VEMBU
IPC: G06T1/20 , G06F12/0815 , G06F12/0831 , G06F12/0888 , G06T1/60 , G06F12/0811 , G06F12/0875
Abstract: An apparatus and method are described for managing data which is biased towards a processor or a GPU. For example, an apparatus comprises a processor comprising one or more cores, one or more cache levels, and cache coherence controllers to maintain coherent data in the one or more cache levels; a graphics processing unit (GPU) to execute graphics instructions and process graphics data, wherein the GPU and processor cores are to share a virtual address space for accessing a system memory; a GPU memory addressable through the virtual address space shared by the processor cores and GPU; and bias management circuitry to store an indication for whether the data has a processor bias or a GPU bias, wherein if the data has a GPU bias, the data is to be accessed by the GPU without necessarily accessing the processor's cache coherence controllers.
-
公开(公告)号:US20180300556A1
公开(公告)日:2018-10-18
申请号:US15488555
申请日:2017-04-17
Applicant: Intel Corporation
Inventor: MAYURESH M. VARERKAR , BARNAN DAS , NARAYAN BISWAL , STANLEY J. BARAN , GOKCEN CILINGIR , NILESH V. SHAH , ARCHIE SHARMA , SHERINE ABDELHAK , SACHIN GODSE , FARSHAD AKHBARI , NARAYAN SRINIVASA , ALTUG KOKER , NADATHUR RAJAGOPALAN SATISH , DUKHWAN KIM , FENG CHEN , ABHISHEK R. APPU , JOYDEEP RAY , PING T. TANG , MICHAEL S. STRICKLAND , XIAOMING CHEN , ANBANG YAO , TATIANA SHPEISMAN , Vasanth Ranganathan , Sanjeev Jahagirdir
CPC classification number: G06K9/00771 , G06K9/00362 , G06K9/00711 , G06K2009/00738 , G06T1/20
Abstract: A mechanism is described for facilitating person tracking and data security in machine learning at autonomous machines. A method of embodiments, as described herein, includes detecting, by a camera associated with one or more trackers, a person within a physical vicinity, where detecting includes capturing one or more images the person. The method may further include tracking, by the one or more trackers, the person based on the one or more images of the person, where tracking includes collect tracking data relating to the person. The method may further include selecting a tracker of the one or more trackers as a preferred tracker based on the tracking data.
-
公开(公告)号:US20230377209A1
公开(公告)日:2023-11-23
申请号:US18322194
申请日:2023-05-23
Applicant: Intel Corporation
Inventor: ABHISHEK R. APPU , PRASOONKUMAR SURTI , JILL BOYCE , SUBRAMANIAM MAIYURAN , MICHAEL APODACA , ADAM T. LAKE , JAMES HOLLAND , VASANTH RANGANATHAN , ALTUG KOKER , LIDONG XU , NIKOS KABURLASOS
CPC classification number: G06T9/002 , G06T9/007 , G06T15/005 , G06T9/008 , G06N3/045
Abstract: Embodiments described herein provided for an instruction and associated logic to enable a processing resource including a tensor accelerator to perform optimized computation of sparse submatrix operations. One embodiment provides a parallel processor comprising a processing cluster coupled with the cache memory. The processing cluster includes a plurality of multiprocessors coupled with a data interconnect, where a multiprocessor of the plurality of multiprocessors includes a tensor core configured to load tensor data and metadata associated with the tensor data from the cache memory, wherein the metadata indicates a first numerical transform applied to the tensor data, perform an inverse transform of the first numerical transform, perform a tensor operation on the tensor data after the inverse transform is performed, and write output of the tensor operation to a memory coupled with the processing cluster.
-
公开(公告)号:US20210149811A1
公开(公告)日:2021-05-20
申请号:US16685224
申请日:2019-11-15
Applicant: Intel Corporation
Inventor: ABHISHEK R. APPU , PRASOONKUMAR SURTI , KARTHIK VAIDYANATHAN , KAROL SZERSZEN
IPC: G06F12/0884 , G06F12/0837 , H03M7/30 , G06F9/30
Abstract: An apparatus to facilitate packing compressed data is disclosed. The apparatus includes compression hardware to compress memory data into a plurality of compressed data components and packing hardware to receive the plurality of compressed data components and pack a first of the plurality of compressed data components beginning at a least significant bit (LSB) location of a compressed bit stream and pack a second of the plurality of compressed data components beginning at a most significant bit (MSB) of the compressed bit stream.
-
公开(公告)号:US20210125378A1
公开(公告)日:2021-04-29
申请号:US17011827
申请日:2020-09-03
Applicant: Intel Corporation
Inventor: ABHISHEK R. APPU , Kiran C. Veernapu , Prasoonkumar Surti , Joydeep Ray , Altug Koker , Eric G. Liskay
IPC: G06T9/00
Abstract: A mechanism is described for facilitating smart compression/decompression schemes at computing devices. A method of embodiments, as described herein, includes unifying a first compression scheme relating to three-dimensional (3D) content and a second compression scheme relating to media content into a unified compression scheme to perform compression of one or more of the 3D content and the media content relating to a processor including a graphics processor.
-
-
-
-
-
-
-
-
-