公开(公告)号：US11231853B2

公开(公告)日：2022-01-25

申请号：US16944236

申请日：2020-07-31

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel

IPC: G06F12/00 ,  G06F3/06 ,  G11C16/04 ,  G11C16/08 ,  G11C16/26

Abstract: A memory includes a memory array comprising a plurality of pages and a page buffer. The page buffer includes first registers, second registers, compare logic, and third registers. The first registers store data read from a page of the memory array. The second registers store a user pattern. The compare logic compares the data stored in the first registers to the user pattern stored in the second registers. The third registers store the comparison results.

公开(公告)号：US11133071B2

公开(公告)日：2021-09-28

申请号：US16903861

申请日：2020-06-17

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel

IPC: G11C16/00 ,  G11C16/26 ,  G11C16/10 ,  G11C16/30 ,  G11C16/04 ,  G11C16/08 ,  G11C16/28 ,  G11C11/56

Abstract: Memories including a controller configured to cause the memory to read a plurality of memory cells using a read voltage having a particular voltage level, determine a number of memory cells of a first subset of memory cells of the plurality of memory cells having a particular data state in response to the read voltage having the particular voltage level, and in response to determining that the number of memory cells of the first subset of memory cells having the particular data state is less than a particular threshold, adjust the voltage level of the read voltage based on the number of memory cells of the first subset of memory cells having the particular data state, and re-read the plurality of memory cells using the read voltage having the adjusted voltage level.

公开(公告)号：US10782885B1

公开(公告)日：2020-09-22

申请号：US16374188

申请日：2019-04-03

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel

IPC: G06F12/00 ,  G06F3/06 ,  G11C16/04 ,  G11C16/08 ,  G11C16/26

Abstract: A memory includes a memory array comprising a plurality of pages, a page buffer, and search logic. The page buffer includes first registers, second registers, compare logic, and third registers. The first registers store data read from a page of the memory array. The second registers store a user pattern. The compare logic compares the data stored in the first registers to the user pattern stored in the second registers. The third registers store the comparison results. The search logic is configured to identify addresses of the memory array where the comparison results stored in the third registers indicate a match between the data read from the page and column of the memory array and the user pattern. The first registers are loaded with data from a following page of the memory array concurrently with the search logic identifying addresses indicating a match in a previous page of the memory array.

公开(公告)号：US20200050393A1

公开(公告)日：2020-02-13

申请号：US16056870

申请日：2018-08-07

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel ,  Theodore T. Pekny

IPC: G06F3/06 ,  G11C16/04 ,  G11C16/26

Abstract: Memories, and systems incorporating similar memories, as well as their operation, where the memory might include an array of memory cells, a status register, and a controller configured to access the array of memory cells. The controller may further be configured to perform a plurality of read operations on the array of memory cells in response to a read command associated with a plurality of addresses, store a particular value to the status register in response to data of a particular read operation corresponding to a particular address of the plurality of addresses being available for readout by an external device, and store a different value to the status register in response to data of a different read operation corresponding to a different address of the plurality of addresses being available for readout by the external device.

公开(公告)号：US12260919B2

公开(公告)日：2025-03-25

申请号：US17845785

申请日：2022-06-21

Applicant: Micron Technology, Inc.

Inventor： Vipul Patel ,  Theodore Pekny

IPC: G11C16/22 ,  G11C16/10 ,  G11C16/14 ,  G11C16/26 ,  G11C16/30 ,  G11C16/32

Abstract: Systems and methods of memory operation that provide a hardware-based reset of an unresponsive memory device are disclosed. In one embodiment, an exemplary system may comprise a semiconductor memory device having a memory array, a controller that may include a firmware component for controlling memory operations, and a reset circuit including power-up circuitry and timeout circuitry. The reset circuit may be configured to detect when the memory device is in a non-responsive state and reset the memory device without using any internal controller components potentially impacted/affected by the non-responsive state.

公开(公告)号：US11386964B2

公开(公告)日：2022-07-12

申请号：US17188153

申请日：2021-03-01

Applicant: Micron Technology, Inc.

Inventor： Vipul Patel ,  Theodore Pekny

IPC: G11C16/22 ,  G11C16/10 ,  G11C16/14 ,  G11C16/26 ,  G11C16/30 ,  G11C16/32

Abstract: Systems and methods of memory operation that provide a hardware-based reset of an unresponsive memory device are disclosed. In one embodiment, an exemplary system may comprise a semiconductor memory device having a memory array, a controller that may include a firmware component for controlling memory operations, and a reset circuit including power-up circuitry and timeout circuitry. The reset circuit may be configured to detect when the memory device is in a non-responsive state and reset the memory device without using any internal controller components potentially impacted/affected by the non-responsive state.

公开(公告)号：US10922017B2

公开(公告)日：2021-02-16

申请号：US16056870

申请日：2018-08-07

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel ,  Theodore T. Pekny

IPC: G06F3/06 ,  G11C16/04 ,  G11C16/26 ,  G06F12/02

Abstract: Memories, and systems incorporating similar memories, as well as their operation, where the memory might include an array of memory cells, a status register, and a controller configured to access the array of memory cells. The controller may further be configured to perform a plurality of read operations on the array of memory cells in response to a read command associated with a plurality of addresses, store a particular value to the status register in response to data of a particular read operation corresponding to a particular address of the plurality of addresses being available for readout by an external device, and store a different value to the status register in response to data of a different read operation corresponding to a different address of the plurality of addresses being available for readout by the external device.

公开(公告)号：US10528111B2

公开(公告)日：2020-01-07

申请号：US15838048

申请日：2017-12-11

Applicant: Micron Technology, Inc.

Inventor： Vipul Patel

IPC: G06F1/32 ,  G06F1/28 ,  G06F1/3296 ,  G06F3/06

Abstract: The present disclosure includes apparatuses and methods for providing indications associated with power management events. An example apparatus may include a plurality of memory units coupled to a shared power management signal. In this example apparatus, each of the plurality of memory units may be configured to provide to the other of the plurality of memory units, via the shared power management signal, an indication of whether the one of the plurality of memory units is entering a power management event. Further, each of the plurality of memory units may be configured to, if the one of the plurality of memory units is entering the power management event, an indication of a particular operation type associated with the power management event.

公开(公告)号：US10242747B1

公开(公告)日：2019-03-26

申请号：US15856132

申请日：2017-12-28

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Vipul Patel

IPC: G11C16/26 ,  G11C16/10 ,  G11C16/30 ,  G11C16/04

Abstract: Methods of operating a memory include reading a particular grouping of memory cells using a read voltage having a particular voltage level, determining a number of memory cells of a subset of memory cells of the particular grouping of memory cells having a particular data state, and, if the number of memory cells of the subset of memory cells having the particular data state is less than a particular threshold, adjusting a voltage level of the read voltage in response to the number of memory cells of the subset of memory cells having the particular data state and reading the particular grouping of memory cells using the read voltage having the adjusted voltage level.

公开(公告)号：US20250086058A1

公开(公告)日：2025-03-13

申请号：US18954008

申请日：2024-11-20

Applicant: Micron Technology, Inc.

Inventor： Priya Venkataraman ,  Pitamber Shukla ,  Vipul Patel ,  Scott A. Stoller

IPC: G06F11/10 ,  G06F3/06 ,  G06F11/07 ,  G06F12/0882 ,  G11C16/34 ,  G11C29/04 ,  G11C29/44

Abstract: Read calibration by sector of memory can include reading a page of memory, having more than one sector, with a read level, such as a default read level. In response to an error, such as an uncorrectable error correction code read result, the respective read level can be calibrated for each sector to yield a respective calibrated read level per sector. The page of memory can be read with the respective calibrated read level per sector. The calibrated read levels can be stored.