-
公开(公告)号：US20170139600A1
公开(公告)日：2017-05-18
申请号：US15331116
申请日：2016-10-21
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
IPC: G06F3/06 , G06F12/1009
Abstract: The present invention provides a data storage device including a flash memory and a controller. The flash memory includes a plurality of blocks. Each of the blocks has a plurality of pages. The flash memory stores data of a plurality of logical addresses. The controller reads a first current block and a second current block from the flash memory in sequence to build a first current block table and a second current block table and builds a bit table according to the logical addresses of the pages of the second current block when the data storage device is resumed from a power-off state, wherein the controller further organizes the first current block table and the second current block table according to the bit table.
-
12.发明申请公开(公告)号：US20210303159A1
公开(公告)日：2021-09-30
申请号：US17026632
申请日：2020-09-21
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
IPC: G06F3/06
Abstract: The invention relates to an apparatus, a method, and a non-transitory computer program product for programming flash administration tables. The non-transitory computer program product includes program code to: periodically determine whether user data that has been programmed into a current block of a flash module satisfies a random-write condition; and update a record of a host-to-flash (H2F) sub-table according to content of a flash-to-host (F2H) table for the current block when user data that has been programmed into the current block of the flash module satisfies the random-write condition.
-
公开(公告)号：US20200167078A1
公开(公告)日：2020-05-28
申请号：US16406165
申请日：2019-05-08
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE , Shen-Ting CHIU
Abstract: A data storage device utilized for accessing boot data includes a flash memory, a controller and a RAM. The flash memory includes several blocks, and each block includes several pages. The controller is coupled to the flash memory and the RAM. The controller receives a write command from a host and determines whether the data of the write command is system data or normal data. If the data to be written is system data, the controller transmits a confirm message to the host after the system data has been completely stored on the data storage device.
-
14.发明申请公开(公告)号：US20190188129A1
公开(公告)日：2019-06-20
申请号：US16101742
申请日：2018-08-13
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
Abstract: A data storage device for dynamically executing the garbage-collection process is provided which includes a flash memory and a controller. The flash memory includes a plurality of blocks wherein each of the blocks includes a plurality of pages. The controller is coupled to the flash memory and is utilized to execute the garbage-collection process on the flash memory according to a number of at least one spare block in the flash memory and the number of non-spare blocks corresponding to different ratios of effective pages. The garbage-collection process is utilized for merging at least two non-spare blocks to release at least one spare block.
-
公开(公告)号：US20170255523A1
公开(公告)日：2017-09-07
申请号：US15599768
申请日：2017-05-19
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
CPC classification number: G06F11/1402 , G06F11/14 , G06F11/1441 , G06F13/00 , G11C11/5642 , G11C16/3404 , G11C16/3418 , G11C29/42 , G11C29/52
Abstract: For single-level cell flash memories and multi-level cell flash memories, different operations can be performed according to their stability when an abnormal status is terminated. Specifically, for the multi-level cell flash memories, when the abnormal status is terminated, a now physical block is used to proceed with write operation, and the previous physical block(s) would not be written any more. On the contrary, for the single-level cell flash memories, when the abnormal status is terminated, the controller needs to perform corresponding operations on the last physical page of the previous physical block(s).
-
Patent Agency Ranking
公开(公告)号：US20170139784A1
公开(公告)日：2017-05-18
申请号：US15345785
申请日：2016-11-08
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
CPC classification number: G06F11/1469 , G06F3/0619 , G06F3/065 , G06F3/0679 , G06F2201/84
Abstract: A data storage device is provided. The data storage device includes a flash memory and a controller. The flash memory includes a plurality of blocks. Each block includes a plurality of pages. when the data storage device is resumed from a power-off event, the controller selects a first block which was written last before the power-off event among the plurality of blocks and writes data of a plurality of first pages of the first block into a plurality of second pages of the first block.
-
公开(公告)号：US20140250258A1
公开(公告)日：2014-09-04
申请号：US14100575
申请日：2013-12-09
Applicant: Silicon Motion, Inc.
Inventor： Chang-Kai CHENG , Kuan-Yu KE
IPC: G06F12/02
CPC classification number: G06F12/0246 , G06F12/0802 , G06F12/0873 , G06F2212/2022 , G06F2212/7203 , G06F2212/7208
Abstract: A data storage device with a FLASH memory accessed via multiple channels and a FLASH memory control method. The control method includes the following steps: dividing a plurality of blocks of the FLASH memory into groups to be accessed via different channels; allocating at least one set of cache spaces in a random access memory for temporary write data storage for the different channels; separating write data issued from a host to correspond to the plurality of channels; and, when data arrangement for every channel has been completed in one set of cache spaces, writing the data that has been arranged in the set of cache spaces to the FLASH memory via the plurality of channels corresponding to the different cache spaces of the set of cache spaces.
Abstract translation: 具有通过多个通道访问的FLASH存储器和FLASH存储器控制方法的数据存储设备。 该控制方法包括以下步骤：将FLASH存储器的多个块划分成不同通道要访问的组; 在随机存取存储器中分配至少一组高速缓存空间用于不同信道的临时写数据存储; 将从主机发出的对应于所述多个信道的写入数据分离; 并且当在一组高速缓存空间中完成每个信道的数据排列时，通过与该组高速缓存空间中的不同高速缓存空间对应的多个信道将已经排列在该组高速缓存空间中的数据写入到FLASH存储器 缓存空间。
-
公开(公告)号：US20200371910A1
公开(公告)日：2020-11-26
申请号：US16849294
申请日：2020-04-15
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
IPC: G06F12/02 , G06F12/0882 , G06F12/0873 , G06F12/0804 , G06F13/16
Abstract: A data storage device includes a memory device and a memory controller. The memory controller selects a predetermined memory block to receive data and accordingly records multiple logical addresses in a first mapping table. When the predetermined memory block is full, the memory controller edits a second mapping table or a third mapping table based on the first mapping table. The memory controller determines whether the first mapping table has recorded logical addresses of a predetermined number of consecutive logical pages. If not, the memory controller edits the second mapping table. If so, the memory controller skips editing the second mapping table and edits the third mapping table instead, so as to record the mapping information of a predetermined logical page among the predetermined number of consecutive logical pages as representative mapping information in a corresponding field of the third mapping table.
-
公开(公告)号：US20190065332A1
公开(公告)日：2019-02-28
申请号：US16016089
申请日：2018-06-22
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE , Guan-Yao HUANG , Shen-Ting CHIU
Abstract: A data storage device includes a flash memory, a controller and a random-access memory. The flash memory includes a plurality of planes, and each plane includes a plurality of blocks. A portion of blocks in each of the planes constitutes a super block, so that the flash memory includes a plurality of super blocks. The controller is coupled to the flash memory. When a first block of at least one first super block of the super blocks is damaged, and a second block of a second super block in the position corresponding to the damaged block is normal, the controller merges the second block of the second super block with the first super block to replace the first block. The random-access memory stores a compression table to record position information about the first block in the first super block and the number information of the second block.
-
20.发明申请公开(公告)号：US20180275915A1
公开(公告)日：2018-09-27
申请号：US15863898
申请日：2018-01-06
Applicant: Silicon Motion, Inc.
Inventor： Kuan-Yu KE
IPC: G06F3/06
CPC classification number: G06F3/0652 , G06F3/0604 , G06F3/0608 , G06F3/0656 , G06F3/0679 , G06F12/0246 , G06F2212/7205
Abstract: The invention introduces a method for regular and garbage-collection data access, performed by a processing unit, including at least the following steps: configuring a data buffer as a first type when performing a data access operation of a regular data access mode; and configuring the data buffer as a second type when performing a data access operation of a garbage-collection data access mode.
-
-
-
-
-
-
-
-
-
Search Results
24
records
(took 0.013 seconds)
