公开(公告)号：US20110171801A1

公开(公告)日：2011-07-14

申请号：US12684697

申请日：2010-01-08

Applicant: Akif SULTAN

Inventor： Akif SULTAN

IPC: H01L21/336

CPC classification number: H01L29/7848 ,  H01L21/823418 ,  H01L21/823425 ,  H01L21/823807 ,  H01L21/823814 ,  H01L29/165 ,  H01L29/665 ,  H01L29/6653 ,  H01L29/66636 ,  H01L29/78

Abstract: A method of fabricating p-type metal oxide semiconductor (PMOS) transistor devices on a common substrate is presented. The method provides a first portion of semiconductor material and a second portion of semiconductor material on the common substrate. The first portion of semiconductor material and the second portion of semiconductor material are insulated from each other. The method continues by creating first PMOS transistor devices using the first portion of semiconductor material. The first PMOS transistor devices include stressor regions that impart compressive stress to channel regions of the first PMOS transistor devices. The method also creates second PMOS transistor devices using the second portion of semiconductor material. The second PMOS transistor devices do not include channel stressor regions.

Abstract translation: 提出了在公共衬底上制造p型金属氧化物半导体（PMOS）晶体管器件的方法。 该方法提供半导体材料的第一部分和半导体材料的第二部分在公共基底上。 半导体材料的第一部分和半导体材料的第二部分彼此绝缘。 该方法通过使用半导体材料的第一部分创建第一PMOS晶体管器件来继续。 第一PMOS晶体管器件包括对第一PMOS晶体管器件的沟道区赋予压应力的应力源区域。 该方法还使用半导体材料的第二部分创建第二PMOS晶体管器件。 第二PMOS晶体管器件不包括沟道应力区域。

公开(公告)号：US20090078991A1

公开(公告)日：2009-03-26

申请号：US11861051

申请日：2007-09-25

Applicant: Akif SULTAN ,  Mark MICHAEL ,  David WU ,  Donna Michael

Inventor： Akif SULTAN ,  Mark MICHAEL ,  David WU ,  Donna Michael

IPC: H01L29/78 ,  H01L21/762

CPC classification number: H01L21/823807 ,  H01L21/84 ,  H01L27/1203 ,  H01L29/7843

Abstract: A stress-enhanced semiconductor device is provided which includes a substrate having an inactive region and an active region, a first-type stress layer overlying at least a portion of the active region, and a second-type stress layer. The active region includes a first lateral edge which defines a first width of the active region, and a second lateral edge which defines a second width of the active region. The second-type stress layer is disposed adjacent the second lateral edge of the active region.

Abstract translation: 提供一种应力增强型半导体器件，其包括具有非活性区域和有源区域的衬底，覆盖有源区域的至少一部分的第一类型应力层和第二类型应力层。 有源区域包括限定有源区域的第一宽度的第一侧边缘和限定有源区域的第二宽度的第二侧边缘。 第二类应力层设置在活动区域​​的第二侧边缘附近。

公开(公告)号：US20080104550A1

公开(公告)日：2008-05-01

申请号：US11537390

申请日：2006-09-29

Applicant: Akif Sultan ,  Jian Chen ,  Mark W. Michael ,  Jingrong R. Zhou

Inventor： Akif Sultan ,  Jian Chen ,  Mark W. Michael ,  Jingrong R. Zhou

IPC: G06F17/50

CPC classification number: G06F17/5072

Abstract: A method includes receiving design data associated with an integrated circuit device. The integrated circuit device includes a first element having a corner defined therein and a second element overlapping the first element. A dimension specified for the first element in the design data is adjusted based on a distance between the second element and the corner. The integrated circuit device is simulated based on the adjusted dimension.

Abstract translation: 一种方法包括接收与集成电路装置相关联的设计数据。 集成电路装置包括具有限定在其中的角部的第一元件和与第一元件重叠的第二元件。 基于第二元件和拐角之间的距离来调整为设计数据中的第一元件指定的尺寸。 基于经调整的尺寸模拟集成电路器件。

公开(公告)号：US06921704B1

公开(公告)日：2005-07-26

申请号：US10700557

申请日：2003-11-05

Applicant: David Wu ,  Akif Sultan ,  Bin Yu

Inventor： David Wu ,  Akif Sultan ,  Bin Yu

IPC: H01L21/762 ,  H01L21/764 ,  H01L21/8234 ,  H01L21/8238 ,  H01L21/76

CPC classification number: H01L21/764 ,  H01L21/76224 ,  H01L21/823481 ,  H01L21/823878

Abstract: A method of forming a silicon-on-insulator semiconductor device including providing a substrate and forming a trench in the substrate, wherein the trench includes opposing side walls extending upwardly from a base of the trench. The method also includes depositing at least two insulating layers into the trench to form a shallow trench isolation structure, wherein an innermost of the insulating layers substantially conforms to the base and the two side walls of the trench and an outermost of the insulating layers spans the side walls of the trench so that a gap is formed between the insulating layers in the trench. The gap creates compressive forces within the shallow trench isolation structure, which in turn creates tensile stress within the surrounding substrate to enhance mobility of the device.

Abstract translation: 一种形成绝缘体上半导体器件的方法，包括提供衬底并在衬底中形成沟槽，其中沟槽包括从沟槽的基底向上延伸的相对的侧壁。 该方法还包括将至少两个绝缘层沉积到沟槽中以形成浅沟槽隔离结构，其中绝缘层的最内层基本上与基底一致并且沟槽的两个侧壁和绝缘层的最外层横跨 沟槽的侧壁，使得在沟槽中的绝缘层之间形成间隙。 间隙在浅沟槽隔离结构内产生压缩力，这反过来在周围的衬底内产生拉伸应力，以增强器件的移动性。

公开(公告)号：US06777281B1

公开(公告)日：2004-08-17

申请号：US10214361

申请日：2002-08-08

Applicant: Daniel Kadosh ,  Scott D. Luning ,  Akif Sultan ,  David Wu

Inventor： Daniel Kadosh ,  Scott D. Luning ,  Akif Sultan ,  David Wu

IPC: H01L218238

CPC classification number: H01L29/6659 ,  H01L21/3115 ,  H01L21/31155 ,  H01L21/823814 ,  H01L29/6656

Abstract: A method of manufacturing a semiconductor device, comprising steps of: (a) providing a semi conductor substrate including at least one dopant species-containing region extending to a surface of the substrate; (b) forming a thin liner oxide layer on the surface of the substrate; and (c) incorporating in the thin line oxide layer at least one species which substantially prevents, or at least reduces, segregation therein of the dopant species arising from movement thereinto from the at least one dopant species-containing region.

Abstract translation: 一种制造半导体器件的方法，包括以下步骤：（a）提供半导体衬底，其包括至少一个延伸到衬底表面的含掺杂物种的区域;（b）在衬底的表面上形成薄的衬里氧化物层 基材; 和（c）在细线氧化物层中并入至少一种物质，其至少一种物质，其基本上防止或至少减少其中从至少一种含掺杂物种的区域移动而引起的掺杂物质的偏析。

公开(公告)号：US06727136B1

公开(公告)日：2004-04-27

申请号：US10273291

申请日：2002-10-18

Applicant: James F. Buller ,  Derick J. Wristers ,  David Wu ,  Akif Sultan

Inventor： James F. Buller ,  Derick J. Wristers ,  David Wu ,  Akif Sultan

IPC: H01L21336

CPC classification number: H01L29/6659 ,  H01L21/823418 ,  H01L21/823814 ,  H01L29/1054 ,  H01L29/7833

Abstract: A method of manufacturing a semiconductor device, comprising sequential steps of: (a) providing a semiconductor substrate including a pre-selected thickness strained lattice layer of a first semiconductor material at an upper surface thereof and an underlying layer of a second semiconductor material; and (b) introducing a dopant-containing species of one conductivity type into at least one pre-selected portion of the strained lattice layer of first semiconductor material to form a dopant-containing region therein with a junction at a depth substantially equal to the pre-selected thickness, wherein the second semiconductor material of the underlying layer inhibits diffusion thereinto of the dopant-containing species from the strained lattice layer, thereby controlling/limiting the depth of the junction to substantially the pre-selected thickness of the strained lattice layer.

Abstract translation: 一种制造半导体器件的方法，包括以下顺序的步骤：（a）提供半导体衬底，该半导体衬底在其上表面包括预先选定的第一半导体材料的应变晶格层和第二半导体材料的下层; 和（b）将含有一种导电类型的含掺杂剂的物质引入到第一半导体材料的应变晶格层的至少一个预先选择的部分中，以在其中形成含有掺杂剂的区域，其中接合部的深度基本上等于预先 - 选择的厚度，其中下层的第二半导体材料抑制来自应变晶格层的含掺杂剂物质的扩散，从而将结的深度控制/限制到基本上预应变晶格层的预选厚度。

公开(公告)号：US5970353A

公开(公告)日：1999-10-19

申请号：US050730

申请日：1998-03-30

Applicant: Akif Sultan

Inventor： Akif Sultan

IPC: H01L21/265 ,  H01L21/336 ,  H01L29/78

CPC classification number: H01L29/6659 ,  H01L29/6656 ,  H01L29/7836 ,  H01L21/26506 ,  H01L21/26513 ,  H01L21/26586

Abstract: A method of reducing an effective channel length of a lightly doped drain transistor (50), includes the steps of forming a gate electrode (52) and a gate oxide (54) over a semiconductor substrate (56) and implanting a drain region (58) of the substrate (56) with a sub-amorphous large tilt angle implant to thereby supply interstitials (62) at a location under the gate oxide (54). The method also includes forming a lightly doped drain extension region (66) in the drain region (58) of the substrate (56) and forming a drain (70) in the drain region (58) and forming a source extension region (67) and a source (72) in a source region (60) of the substrate (56). Lastly, the method includes thermally treating the substrate (56), wherein the interstitials (62) enhance a lateral diffusion (84) under the gate oxide (54) without substantially impacting a vertical diffusion (86) of the extension regions (66, 67), thereby reducing the effective channel length without an increase in a junction depth of the drain (70) and the drain extension region (66) or the source (72) and the source extension region (67).

公开(公告)号：US08779529B2

公开(公告)日：2014-07-15

申请号：US13692369

申请日：2012-12-03

Applicant: Indradeep Sen ,  Thorsten Kammler ,  Andreas Knorr ,  Akif Sultan

Inventor： Indradeep Sen ,  Thorsten Kammler ,  Andreas Knorr ,  Akif Sultan

IPC: H01L21/02

CPC classification number: H01L29/78 ,  H01L21/28097 ,  H01L21/823814 ,  H01L21/823864 ,  H01L29/4975 ,  H01L29/513 ,  H01L29/66515 ,  H01L29/66545 ,  H01L29/66606

Abstract: A semiconductor device is formed with low resistivity self aligned silicide contacts with high-K/metal gates. Embodiments include postponing silicidation of a metal layer on source/drain regions in a silicon substrate until deposition of a high-K dielectric, thereby preserving the physical and morphological properties of the silicide film and improving device performance. An embodiment includes forming a replaceable gate electrode on a silicon-containing substrate, forming source/drain regions, forming a metal layer on the source/drain regions, forming an ILD over the metal layer on the substrate, removing the replaceable gate electrode, thereby forming a cavity, depositing a high-K dielectric layer in the cavity at a temperature sufficient to initiate a silicidation reaction between the metal layer and underlying silicon, and forming a metal gate electrode on the high-K dielectric layer.

Abstract translation: 半导体器件形成为具有高K /金属栅极的低电阻率自对准硅化物接触。 实施例包括在硅衬底的源极/漏极区域上延迟金属层的硅化物，直到沉积高K电介质，从而保持硅化物膜的物理和形态特性并提高器件性能。 一个实施例包括在含硅衬底上形成可替换的栅电极，形成源极/漏极区域，在源极/漏极区域上形成金属层，在衬底上的金属层上形成ILD，去除可更换的栅电极，由此 形成空腔，在足以在金属层和下层硅之间引发硅化反应的温度下在腔中沉积高K电介质层，以及在高K电介质层上形成金属栅电极。

公开(公告)号：US20120018816A1

公开(公告)日：2012-01-26

申请号：US12843350

申请日：2010-07-26

Applicant: Indradeep Sen ,  Thorsten Kammler ,  Andreas Knorr ,  Akif Sultan

Inventor： Indradeep Sen ,  Thorsten Kammler ,  Andreas Knorr ,  Akif Sultan

IPC: H01L29/78 ,  H01L21/336

CPC classification number: H01L29/78 ,  H01L21/28097 ,  H01L21/823814 ,  H01L21/823864 ,  H01L29/4975 ,  H01L29/513 ,  H01L29/66515 ,  H01L29/66545 ,  H01L29/66606

Abstract: A semiconductor device is formed with low resistivity self aligned silicide contacts with high-K/metal gates. Embodiments include postponing silicidation of a metal layer on source/drain regions in a silicon substrate until deposition of a high-K dielectric, thereby preserving the physical and morphological properties of the silicide film and improving device performance. An embodiment includes forming a replaceable gate electrode on a silicon-containing substrate, forming source/drain regions, forming a metal layer on the source/drain regions, forming an ILD over the metal layer on the substrate, removing the replaceable gate electrode, thereby forming a cavity, depositing a high-K dielectric layer in the cavity at a temperature sufficient to initiate a silicidation reaction between the metal layer and underlying silicon, and forming a metal gate electrode on the high-K dielectric layer.

Abstract translation: 半导体器件形成为具有高K /金属栅极的低电阻率自对准硅化物接触。 实施例包括在硅衬底的源极/漏极区域上延迟金属层的硅化物，直到沉积高K电介质，从而保持硅化物膜的物理和形态特性并提高器件性能。 一个实施例包括在含硅衬底上形成可替换的栅电极，形成源极/漏极区域，在源极/漏极区域上形成金属层，在衬底上的金属层上形成ILD，去除可更换的栅电极，由此 形成空腔，在足以在金属层和下层硅之间引发硅化反应的温度下在腔中沉积高K电介质层，以及在高K电介质层上形成金属栅电极。

公开(公告)号：US20110303980A1

公开(公告)日：2011-12-15

申请号：US12797420

申请日：2010-06-09

Applicant: Akif SULTAN ,  Indradeep SEN

Inventor： Akif SULTAN ,  Indradeep SEN

IPC: H01L27/12 ,  H01L21/86

CPC classification number: H01L27/088 ,  H01L21/84 ,  H01L27/1203 ,  H01L29/66636 ,  H01L29/7848

Abstract: Apparatus for semiconductor device structures and related fabrication methods are provided. A method for fabricating a semiconductor device structure on an isolated region of semiconductor material comprises forming a plurality of gate structures overlying the isolated region of semiconductor material and masking edge portions of the isolated region of semiconductor material. While the edge portions are masked, the fabrication method continues by forming recesses between gate structures of the plurality of gate structures and forming stressor regions in the recesses. The method continues by unmasking the edge portions and implanting ions of a conductivity-determining impurity type into the stressor regions and the edge portions.

Abstract translation: 提供了半导体器件结构和相关制造方法的装置。 在半导体材料的隔离区域上制造半导体器件结构的方法包括形成覆盖半导体材料的隔离区域和掩蔽半导体材料的隔离区域的边缘部分的多个栅极结构。 当边缘部分被掩蔽时，制造方法通过在多个栅极结构的栅极结构之间形成凹槽并在凹部中形成应力区域来继续。 该方法继续通过揭开边缘部分并将导电性确定杂质类型的离子注入到应力区域和边缘部分中。