SYSTEM FOR COUPLING A VOLTAGE TO SPATIALLY SEGMENTED PORTIONS OF THE WAFER WITH VARIABLE VOLTAGE

    公开(公告)号:US20190088522A1

    公开(公告)日:2019-03-21

    申请号:US15710773

    申请日:2017-09-20

    Abstract: The present disclosure generally relates to plasma assisted or plasma enhanced processing chambers. More specifically, embodiments herein relate to electrostatic chucking (ESC) substrate supports configured to provide independent pulses of direct-current (“DC”) voltage through a switching system to electrodes disposed in the ESC substrate support. In some embodiments, the switching system can independently alter the frequency and duty cycle of the pulsed DC voltage that is coupled to each electrode. In some embodiments, during processing of the substrate, the process rate, such as etch rate or deposition rate, can be controlled independently in regions of the substrate because the process rate is a function of the frequency and duty cycle of the pulsed DC voltage. The processing uniformity of the process performed on the substrate is improved.

    SUBSTRATE SUPPORT WITH DUAL EMBEDDED ELECTRODES

    公开(公告)号:US20190088519A1

    公开(公告)日:2019-03-21

    申请号:US15710700

    申请日:2017-09-20

    Abstract: Embodiments described herein generally relate to plasma assisted or plasma enhanced processing chambers. More specifically, embodiments herein relate to electrostatic chucking (ESC) substrate supports configured to provide pulsed DC voltage to a substrate, and methods of biasing the substrate using the pulsed DC voltage, during plasma assisted or plasma enhanced semiconductor manufacturing processes.

Patent Agency Ranking