Method and Apparatus to Optimize Power Clamping

    公开(公告)号:US20220014221A1

    公开(公告)日:2022-01-13

    申请号:US17384518

    申请日:2021-07-23

    Abstract: A clamping circuit that may be used to provide efficient and effective voltage clamping in an RF front end. The clamping circuit comprises two series coupled signal path switches and a bypass switch coupled in parallel with the series coupled signal path switches. A diode is coupled from a point between the series coupled signal path switches to a reference potential. In addition, an output selection switch within an RF front end has integrated voltage clamping to more effectively clamp the output voltage from the RF front end. Additional output clamping circuits can be used at various places along a direct gain signal path, along an attenuated gain path and along a bypass path.

    Programmable Voltage Variable Attenuator
    22.
    发明申请

    公开(公告)号:US20190140624A1

    公开(公告)日:2019-05-09

    申请号:US16240483

    申请日:2019-01-04

    Inventor: Peter Bacon

    Abstract: A programmable voltage variable attenuator (VVA) that enables selection among multiple analog, continuous attenuation ranges. Some embodiments include a dual-mode interface to enable digitally programming a DAC and provide the analog output to control the attenuation level of the VVA, or alternatively apply an externally provided analog voltage to directly control the VVA attenuation level. A VVA may be used in conjunction with a digital step attenuator (DSA). Some embodiments include circuitry for changing the VVA reference impedance. The attenuator architecture of the VVA includes one or more variable resistance shunt elements and/or series elements which may be a resistor and FET circuit controlled by a provided variable analog voltage. The multiple resistance element architecture may be implemented with stacked FET devices. Embodiments for the VVA may be based, for example, on T-type, Bridged-T type, Pi-type, L-pad type, reflection type, or balanced coupler type attenuators.

    Radio Frequency Switching Circuit with Distributed Switches

    公开(公告)号:US20190097625A1

    公开(公告)日:2019-03-28

    申请号:US16168681

    申请日:2018-10-23

    Abstract: An RF switching device having distributed shunt switches distributed along transmission lines to improve RF bandwidth as well as the signal isolation of the device. The shunt switches may be physically positioned on both sides of the transmission lines to keep an integrated circuit (IC) design essentially symmetrical so as to provide predictable and reliable operational characteristics. Some embodiments include stacked FET shunt switches and series switches to tolerate high voltages. In some embodiments, the gate resistor for each FET shunt switch is divided into two or more portions.

    3-D Integrated Circuit Antenna Arrays
    28.
    发明公开

    公开(公告)号:US20240213678A1

    公开(公告)日:2024-06-27

    申请号:US18088444

    申请日:2022-12-23

    CPC classification number: H01Q9/0407 H01Q1/2283 H01Q21/065

    Abstract: Antenna structures that can be located in close proximity with respect to an associated RFFE IC regardless of antenna element size. An antenna structure, including a grid or planar antenna or an array of antenna elements, is co-fabricated as part of or with one or more associated RFFE ICs using 3-D stacking of IC dies, either directly or as part of an embedded die packaging technology. Some embodiments include a combinable co-fabricated antenna element, including at least one internally co-fabricated RF antenna element configured to be electrically connectable to a corresponding RF antenna element in a second combinable co-fabricated antenna element by means of 3-D integrated circuit stacking. Some embodiments include a plurality of combinable co-fabricated antenna elements coupled together by means of 3-D integrated circuit stacking such that the antenna elements form a grid antenna or comprise an array of antenna patches.

    Balanced amplifier arrangement for power control and improved deep back-off efficiency

    公开(公告)号:US11329615B2

    公开(公告)日:2022-05-10

    申请号:US16886243

    申请日:2020-05-28

    Abstract: Methods and apparatuses for providing a reduction in output power of a balanced amplifier configuration are presented. According to one aspect, reduction of the output power is provided by deactivating one of the two amplification paths of the balanced amplifier. According to another aspect, impedances seen at ports of input and output couplers of the balanced amplifier configuration part of a deactivated amplification path are selectively switched in dependence of operation according to the reduced output power or according to normal output power. In addition, or in the alternative, impedance seen at an isolated/terminated port of the input and/or the output coupler is selectively switched in dependence of the operation. When operating according to the reduced output power, values of the switched impedances can be adjusted to tune a frequency response of the balanced amplifier.

Patent Agency Ranking