-
公开(公告)号:US10042785B1
公开(公告)日:2018-08-07
申请号:US15689414
申请日:2017-08-29
Applicant: Seagate Technology LLC
Inventor: Bruce Douglas Buch , Paul Michael Wiggins
IPC: G11C19/00 , G06F13/16 , G06F13/38 , G06F3/06 , G06F12/0831
Abstract: A data storage device includes first and second controllers that independently and simultaneously process data from a recording medium. The first and second controllers each have respective first and second buffer managers coupled to respective first and second buffer memories. The first and second buffer managers are coupled to each other via an inter-controller data bus. The first controller is configured to receive a contiguous memory request for a block data transfer client of the first controller. A first part of the request is fulfilled from the first buffer memory via the first buffer manager, and a second part of the request is fulfilled from the second buffer memory via the second buffer manager communicating with the first buffer manager via the inter-controller data bus.
-
公开(公告)号:US20180218752A1
公开(公告)日:2018-08-02
申请号:US15422379
申请日:2017-02-01
Applicant: Seagate Technology LLC
Inventor: Bin LU , Yingguo PENG , Jan-Ulrich THIELE
CPC classification number: G11B5/7325 , G11B5/66
Abstract: Provided herein is a method including depositing an amorphous magnetic soft underlayer (SUL) over a substrate. A first portion of a heatsink layer is deposited over the SUL, wherein the first portion includes first heat conductive grains that are separated by first grain boundaries. A second portion of the heatsink layer is deposited over the first portion, wherein the second portion includes second heat conductive grains that are separated by second grain boundaries. The second grain boundaries are thicker than the first grain boundaries. A third portion of the heatsink layer is deposited over the second portion, wherein the third portion includes third heat conductive grains that are separated by third grain boundaries. The third grain boundaries are thicker than the second grain boundaries. A granular recording layer is deposited over the heatsink layer.
-
公开(公告)号:US20180217084A1
公开(公告)日:2018-08-02
申请号:US15886685
申请日:2018-02-01
Applicant: SEAGATE TECHNOLOGY LLC
Inventor: David S. KUO , ShuaiGang XIAO , Kim Yang LEE , Xiaomin YANG , Koichi WAGO , Thomas Young CHANG
IPC: G01N27/327 , G01N33/487 , G01N33/543 , C12Q1/6869 , B82Y5/00 , B82Y40/00
CPC classification number: G01N27/3278 , B82Y5/00 , B82Y15/00 , B82Y40/00 , C12Q1/6869 , G01N33/48721 , G01N33/5438
Abstract: A DNA sequencing device includes a first layer having a nanochannel formed therein, and a pair of electrodes arranged vertically relative to each other and spaced apart to define an electrode gap. The electrode gap is exposed in the nanochannel, and the electrode gap is in the range of about 0.3 nm to about 2 nm.
-
484.
公开(公告)号:US20180216180A1
公开(公告)日:2018-08-02
申请号:US15886661
申请日:2018-02-01
Applicant: SEAGATE TECHNOLOGY LLC
Inventor: Kim Yang LEE , David S. KUO , Thomas Young CHANG , Xiaomin YANG , ShuaiGang XIAO , Koichi WAGO
IPC: C12Q1/6874 , G01N27/447 , G01N33/487
CPC classification number: C12Q1/6874 , C12Q1/6869 , G01N27/44791 , G01N33/48721
Abstract: A DNA sequencing device, and related methods, include a nanochannel sized to receive a DNA strand, a first electrode member exposed within the nanochannel, and a second electrode member exposed within the nanochannel and spaced apart from the first electrode to form an electrode gap. The second electrode member has a wedge shaped profile, and the first and second electrode members are operable to detect a change in electronic signal as the DNA strand passes through the electrode gap.
-
485.
公开(公告)号:US20180216178A1
公开(公告)日:2018-08-02
申请号:US15886511
申请日:2018-02-01
Applicant: SEAGATE TECHNOLOGY LLC
Inventor: Kim Yang LEE , Thomas Young CHANG , David S. KUO , ShuaiGang XIAO , Xiaomin YANG , Koichi WAGO
IPC: C12Q1/6869 , G01N27/327 , G01N27/447 , B81C1/00
CPC classification number: C12Q1/6869 , B01L3/502707 , B01L2300/0645 , B01L2300/0816 , B01L2300/0887 , B01L2300/0896 , B81B2201/032 , B81B2201/058 , B81B2203/0109 , B81C1/00071 , G01N27/3278 , G01N27/447 , G01N27/44791 , C12Q2565/607 , C12Q2565/629
Abstract: A DNA sequencing device and related methods, wherein the device includes a substrate, a nanochannel formed in the substrate, a first electrode positioned on a first side of the nanochannel, and a second electrode. The second electrode is positioned on a second side of the nanochannel opposite the first electrode, and is spaced apart from the first electrode to form an electrode gap that is exposed in the nanochannel. At least a portion of first electrode is movable relative to the second electrode to decrease a size of the electrode gap.
-
公开(公告)号:US10037149B2
公开(公告)日:2018-07-31
申请号:US15185497
申请日:2016-06-17
Applicant: Seagate Technology LLC
Inventor: Alexey V. Nazarov , Andrew Michael Kowles
IPC: G06F3/06 , G06F12/08 , G06F12/0871
CPC classification number: G06F3/0611 , G06F3/0641 , G06F3/0656 , G06F3/068 , G06F12/0871
Abstract: Implementations disclosed herein provide for a storage system including an on-disk read cache and a variety of read cache management techniques. According to one implementation, a storage device controller time-sequentially reads a series of non-contiguous data blocks storing a data sequence in a read cache of a magnetic disk, the data sequence identified by a requested sequence of logical block addresses (LBAs). The controller determines that read requests for the data sequence satisfy at least one predetermined access frequency criterion and, responsive to the determination, the controller re-writes data of the data sequence to a series of contiguous data blocks in the read cache.
-
公开(公告)号:US10033408B2
公开(公告)日:2018-07-24
申请号:US15290880
申请日:2016-10-11
Applicant: Seagate Technology LLC
Inventor: Ara Patapoutian , Bruce Buch , Rose Shao
Abstract: An iterative decoder is controlled to iteratively decode a block by performing one or more decoding iterations for the block. The iterative decoder uses a parity-check matrix and can be configured to process that parity-check matrix for parallel, sequential or a combination of parallel and sequential (“hybrid”) parity constraint updates.
-
488.
公开(公告)号:US10032468B1
公开(公告)日:2018-07-24
申请号:US15344851
申请日:2016-11-07
Applicant: Seagate Technology LLC
Inventor: James Gary Wessel , Zoran Jandric , Vasudevan Ramaswamy
CPC classification number: G11B5/3133 , G11B5/3136 , G11B5/6088 , G11B11/10534 , G11B11/10536 , G11B2005/0021
Abstract: An apparatus comprises a slider configured for heat assisted magnetic recording and comprising a substrate. At least one component of the slider generates heat when energized. At least one thermal via extends through a portion of the slider from a location proximate the component to the substrate. The thermal via is configured to conduct heat away from the component and to the substrate.
-
公开(公告)号:US10028402B1
公开(公告)日:2018-07-17
申请号:US15466391
申请日:2017-03-22
Applicant: Seagate Technology LLC
Inventor: Robert Irving Walker
Abstract: The disclosed technology includes an assembly of two planar expansion card cards, which provides functionality to be leveraged by an upper planar expansion card. The base planar expansion card includes a first connector A, a first connector B, a connector C, a first pass-through connector A configured to connect to the first connector A, and a first pass-through connector B configured to connect to the first connector B. An upper planar expansion card includes a second connector A and a second connector B. The second connector A and the second connector B connect to the first pass-through connector A and the first B connector pass-through, respectively. In some implementations, the second connector A and second connector B are configured for a PCI-E and the connector C is configured for Ethernet KR signals.
-
公开(公告)号:US10025735B2
公开(公告)日:2018-07-17
申请号:US14161290
申请日:2014-01-22
Applicant: Seagate Technology LLC
Inventor: Earl T Cohen , Timothy Lawrence Canepa
IPC: G06F13/28
Abstract: A decoupled Direct Memory Access (DMA) architecture includes at least two DMA controllers, and optionally at least one of the DMA controllers is operable to assert a lock signal operable to selectively inhibit write access to at least a portion of one system data storage element. The DMA controllers are optionally operable to communicate pending task information and to reschedule pending tasks of at least one the DMA controllers. Optionally data is transferred from at least a first one of the DMA controllers to one or more function units, and processed data from the function units is provided to at least a second one of the DMA controllers. Optionally the DMA controllers and one or more memory elements accessible to the DMA controllers are implemented as part of an I/O device.
-
-
-
-
-
-
-
-
-