中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

274 records (took 0.022 seconds)

    Software-managed programmable unified/split caching mechanism for instructions and data
    42.
    发明授权
    Software-managed programmable unified/split caching mechanism for instructions and data 失效
    软件管理的可编程统一/分离缓存机制，用于指令和数据

    公开(公告)号：US6058456A

    公开(公告)日：2000-05-02

    申请号：US837515

    申请日：1997-04-14

    Applicant: Ravi Kumar Arimilli ,  Leo James Clark ,  John Steven Dodson ,  Jerry Don Lewis

    Inventor： Ravi Kumar Arimilli ,  Leo James Clark ,  John Steven Dodson ,  Jerry Don Lewis

    IPC: G06F12/08 ,  G06F12/12

    CPC classification number: G06F12/126 ,  G06F12/0864 ,  G06F12/0842 ,  G06F12/0848

    Abstract: A method of allocating a cache used by a processor of a computer system between instructions and data is disclosed. Program instructions are loaded in the processor for monitoring relative usage of the cache by each value class and selecting a desired ratio of cache usage by the classes from among a plurality of available ratios, and cache blocks within the cache are evicted using a cache-replacement mechanism which restricts replacement of an evicted cache to a particular one of the classes of values (instruction or data) based on the desired ratio of cache usage. A multi-bit facility may be provided to indicate how to confine a selected victim to certain cache blocks, and the program instructions select the desired ratio of cache usage by setting the multi-bit facility. The cache-replacement mechanism can be a modified least recently used replacement mechanism. Different instruction/data ratios thereby may be provided, such as 1:1, 1:2, and 2:1.

    Abstract translation: 公开了一种在指令和数据之间分配由计算机系统的处理器使用的高速缓存器的方法。 程序指令被加载到处理器中，用于监视每个值类的高速缓存的相对使用情况，并从多个可用比率中选择所需类别的高速缓存使用量的期望比率，并且使用高速缓存替换 机制，其基于期望的高速缓存使用率限制将逐出缓存的值替换为特定类别的值（指令或数据）。 可以提供多位设施来指示如何将选定的受害者限制到某些高速缓存块，并且程序指令通过设置多位设施来选择所需的高速缓存使用率。 高速缓存替换机制可以是修改最近最少使用的替换机制。 可以提供不同的指令/数据比，例如1：1，2：2和2：1。

    Bit-serial digital expandor
    44.
    发明授权
    Bit-serial digital expandor 失效
    位串行数字扩展器

    公开(公告)号：US5793315A

    公开(公告)日：1998-08-11

    申请号：US656131

    申请日：1996-05-31

    Applicant: James Clark Baker

    Inventor： James Clark Baker

    IPC: H03H17/00 ,  H03G7/00 ,  H03G11/00 ,  H03M7/50 ,  H04B14/04

    CPC classification number: H03G7/007 ,  H03G11/008

    Abstract: A bit-serial digital expandor includes a bit-serial dual scaler block (340), a bit-serial rectifier block (320), a bit-serial lowpass wave digital filter block (350), a bit-serial scaler with overflow detection block (360), a bit-serial multiplier block (380), and a bit-serial scaler and clipper block (395). This bit-serial expandor can be used in an AMPS cellular telephone receiver to produce a receiver having a lower silicon area, gate count, and current drain compared to equivalent parallel architecture receivers.

    Abstract translation: 位串行数字扩展器包括位串行双缩放器块（340），位串行整流器块（320），位串行低通波数字滤波器块（350），具有溢出检测块的比特串行缩放器 （360），比特串行乘法器块（380）和比特串行缩放器和裁剪块（395）。 与等效的并行架构接收器相比，该位串行扩展器可用于AMPS蜂窝式电话接收机中以产生具有较低硅面积，门数和电流消耗的接收机。

    Transformer leak alarm
    45.
    发明授权
    Transformer leak alarm 失效
    变压器泄漏报警

    公开(公告)号：US5691706A

    公开(公告)日：1997-11-25

    申请号：US720577

    申请日：1996-10-02

    Applicant: David McMahan Butler ,  Johnny James Clark

    Inventor： David McMahan Butler ,  Johnny James Clark

    IPC: B01D35/14 ,  G08B21/00

    CPC classification number: B01D35/14 ,  H01H2009/0055

    Abstract: Insulating oil in electric power transmission devices such as a transformer is filtered for removal of accumulated water and carbon particles. The filter and circulation pump are usually located in a separate cabinet external to the transformer with circulation conduits connecting the filter, the pump and the transformer. To prevent or minimize environmental contamination by leaks or ruptures in the oil circulation conduits, oil flow within the pump suction conduit is monitored independently of oil pressure within the pump discharge conduit. A flow rate or discharge pressure below a predetermined minimum operates motor control relays to terminate the pump drive motor operation and transmit appropriate alarms. Additionally, an accumulation of oil in the dry sump volume of a pump and filter housing also activates motor terminating relays and transmits an alarm. Simultaneous with disconnection of the pump drive source, the pump suction conduit is closed by a normally closed solenoid valve positioned in the line near the power transmission device.

    Abstract translation: 对变压器等电力传输装置中的绝缘油进行过滤以除去积聚的水和碳颗粒。 过滤器和循环泵通常位于变压器外部的单独机柜中，循环管道连接过滤器，泵和变压器。 为了防止或最小化油循环管道中的泄漏或破裂引起的环境污染，独立于泵排放管道内的油压来监测泵抽吸管道内的油流。 低于预定最小值的流量或排出压力可操作电机控制继电器，以终止泵驱动电机运行并发送适当的报警。 另外，在泵和过滤器壳体的干燥贮槽容积中积聚的油也会启动电动机终端继电器并发送警报。 在泵驱动源断开的同时，泵吸入管道由位于输电装置附近的线路中的常闭电磁阀关闭。

    Arachidonic acid releasing phospholipase A2 enzyme and methods of use
    47.
    发明授权
    Arachidonic acid releasing phospholipase A2 enzyme and methods of use 失效
    花生四烯酸释放磷脂酶A2酶及使用方法

    公开(公告)号：US5622832A

    公开(公告)日：1997-04-22

    申请号：US486628

    申请日：1990-02-28

    Applicant: John L. Knopf ,  James Clark

    Inventor： John L. Knopf ,  James Clark

    IPC: A61K38/00 ,  C12N9/20 ,  C12N15/55 ,  C12Q1/44

    CPC classification number: C12N9/20 ,  A61K38/00

    Abstract: The invention provides novel DNA and peptide sequences encoding a family of phospholipase A.sub.2 enzymes, with specific activities of approximately 20 .mu.mol/min/mg in the mixed micelle assay. These enzymes are useful in methods for detecting the anti-inflammatory potential of various chemical agents. The invention also details novel methods for determining such potential using the novel sequences, methods for making the novel peptides, and methods for developing new anti-inflammatory drugs.

    Abstract translation: 本发明提供了编码磷脂酶A2酶家族的新型DNA和肽序列，在混合胶束测定中具有约20μmol/ min / mg的比活性。 这些酶可用于检测各种化学试剂的抗炎潜力的方法。 本发明还详细描述了使用新的序列确定这种潜力的新方法，制备新肽的方法和开发新的抗炎药的方法。

    Reagent bottle identification method
    49.
    发明授权
    Reagent bottle identification method 失效
    试剂瓶识别方法

    公开(公告)号：US5420408A

    公开(公告)日：1995-05-30

    申请号：US241469

    申请日：1994-05-12

    Applicant: Bruce Weyrauch ,  Norman Kelln ,  Leon Schmidt ,  Charles Butts ,  James Clark ,  Kelsey Loughlin ,  Gary Richardson

    Inventor： Bruce Weyrauch ,  Norman Kelln ,  Leon Schmidt ,  Charles Butts ,  James Clark ,  Kelsey Loughlin ,  Gary Richardson

    IPC: G01N35/00 ,  G01N35/02 ,  G01N35/04 ,  G01N35/10 ,  G06K19/06 ,  G09F3/02 ,  G06K7/10

    CPC classification number: G01N35/00663 ,  G01N35/025 ,  G06K19/06037 ,  G09F3/0297 ,  G01N2035/00356 ,  G01N2035/00425 ,  G01N2035/00673 ,  G01N2035/0446 ,  G01N35/1004 ,  G01N35/1079 ,  G06K2019/06253 ,  G06K2019/06262

    Abstract: An automatic chemical analyzer utilizes reagents supplied in reagent bottles. The reagent bottles are labeled on their bottom surfaces with an identification label bearing a machine-readable identification code. The automatic chemical analyzer includes a reagent tray having a plurality of tray apertures therein which receive coded reagent bottles and which expose the bottom surface of each bottle for optical viewing of the machine-readable identification code. The analyzer further includes optical scanner means positioned below the reagent tray for reading the machine-readable identification code on the bottom surfaces of reagent bottles within the tray apertures. The tray apertures are selectively located over the optical scanner means so that the analyzer can identify the reagent bottle and the contents thereof.The identification label has a spaced pair of position reference dots defining and orienting a label area. A plurality of bit fields surround the position reference dots, their positions being defined by the position reference dots. Each bit field maps to a single bit of a multi-bit binary bottle identification code. Bit dots are printed in selected bit fields to define the binary value of each bit of the multi-bit binary identification code.

    Abstract translation: 自动化学分析仪利用试剂瓶中提供的试剂。 试剂瓶在其底部表面上标有带有机器可读识别码的识别标签。 自动化学分析仪包括其中具有多个托盘孔的试剂托盘，其接收编码的试剂瓶，并暴露每个瓶子的底表面以便光学观察机器可识别代码。 分析仪还包括位于试剂盘下方的用于读取托盘孔内的试剂瓶底面上的机读识别码的光扫描器装置。 托盘孔选择性地位于光学扫描器装置上方，使得分析器可以识别试剂瓶及其内容物。 识别标签具有定义和定向标签区域的一对位置参考点。 多个位域围绕位置参考点，其位置由位置参考点限定。 每个位域映射到多位二进制瓶识别码的单个位。 位点被打印在所选位字段中以定义多位二进制识别码的每个位的二进制值。

    Liquid encapsulated integrated circuit package
    50.
    发明授权
    Liquid encapsulated integrated circuit package 失效
    液体封装集成电路封装

    公开(公告)号：US3999105A

    公开(公告)日：1976-12-21

    申请号：US462462

    申请日：1974-04-19

    Applicant: William Bogan Archey ,  Ronald Dominic Audi ,  Roger James Clark ,  Robert James Redmond

    Inventor： William Bogan Archey ,  Ronald Dominic Audi ,  Roger James Clark ,  Robert James Redmond

    IPC: H01L21/673 ,  H01L23/04 ,  H01L23/427 ,  H01L23/538 ,  H01L25/00 ,  H05K7/20

    CPC classification number: H01L23/427 ,  H01L23/5385 ,  H01L2224/48091 ,  H01L2224/48227 ,  H01L2224/48472 ,  H01L24/48 ,  H01L2924/00014 ,  H01L2924/01014 ,  H01L2924/01019 ,  H01L2924/0102 ,  H01L2924/01021 ,  H01L2924/01039 ,  H01L2924/10253 ,  H01L2924/14 ,  H01L2924/19041

    Abstract: A liquid encapsulated high density integrated circuit package which serves as a complete computer basic system module having both logic and memory circuits in the same package. This unit takes advantage of improvements in the integrated circuit art to minimize the number of physical units required to provide the desired memory capacity while simultaneously maximizing density and thereby minimizing signal path length. Basically the package contains a plurality of stacked semiconductor wafers each of which provides either integrated memory or logic functions. Each semiconductor wafer is mounted on an insulated wafer carrier and is connected to stacking pins around the perimeter of the carrier via a series of radial interconnection which are flexible expansion leads disposed around the outer edge of the wafer. Each wafer is floatation mounted by attaching only its center to the carrier to minimize the stress effects of a thermal expansion mismatch between the wafer, the carrier, and the radial interconnections.The carrier on which the wafer is mounted is constructed to mechanically secure and support the wafer at its physical center, to provide electrical contact to the wafer substrate, to provide support of electrical stacking pins which connect with stacking pins on adjacent carriers, to provide support for the radial interconnection expansion leads extending between pads on the wafer and the stacking pins and to minimize the effects of thermal mismatch in the structure.A finned housing encloses the stacked wafers and carriers and is hermetically sealed to a header having feed through termination pin such that the package can contain a liquid coolant which aids in the transfer of heat between the wafers and the finned housing thus maximizing the dissipation of heat from the wafers.

    Abstract translation: 一种液体封装的高密度集成电路封装，其作为具有同一封装中的逻辑和存储电路的完整的计算机基本系统模块。 该单元利用集成电路领域的改进来最小化提供期望存储容量所需的物理单元的数量，同时最大化密度并由此使信号路径长度最小化。 基本上，封装包含多个层叠的半导体晶片，每个晶片提供集成的存储器或逻辑功能。 每个半导体晶片安装在绝缘晶片载体上，并且经由一系列径向互连连接到围绕载体周边的堆叠引脚，这些径向互连是围绕晶片的外边缘设置的柔性膨胀引线。 每个晶片通过仅将其中心附接到载体来浮动安装，以最小化晶片，载体和径向互连之间的热膨胀失配的应力影响。

Patent Agency Ranking