-
41.发明申请公开(公告)号：US20150117035A1
公开(公告)日：2015-04-30
申请号：US14511357
申请日：2014-10-10
Applicant: Point Engineering Co., Ltd.
Inventor： Bum Mo Ahn , Seung Ho Park , Tae Hwan Song
CPC classification number: F21V19/005 , F21V29/767 , F21Y2115/10 , H01L2224/48091 , H01L2224/48247 , H01L2224/48257 , H01L2924/181 , H01L2924/00014 , H01L2924/00012
Abstract: Provided is a heat sink for a chip mounting substrate in which a heat dissipation material is embedded. The heat sink includes: an accommodation portion configured to accommodate a substrate whereon a chip is mounted or to be mounted, and support or fix the accommodated substrate; and a heat dissipation portion configured to insulate the accommodated substrate, and dissipate heat generated from the substrate or the chip mounted on the substrate to an outside through a heat dissipation material contained in the heat dissipation portion. Accordingly, since the heat sink for a chip mounting substrate in which a heat dissipation material is embedded is manufactured by injection molding, a manufacturing process can be simplified. Further, since the heat sink of a single structure is used, a TIM bonding layer for bonding the substrate and the heat sink is not required, and an electrical insulating layer formed by anodizing an upper surface of the heat sink for electrical insulation between the substrate and the heat sink is not required, and thus the structure can be simplified.
Abstract translation: 本发明提供一种嵌入散热材料的芯片安装基板用散热片。 散热器包括：容纳部分，其构造成容纳其中安装或要安装的芯片的基板，并且支撑或固定所容纳的基板; 以及散热部，其被配置为使所容纳的基板绝缘，并且通过包含在所述散热部中的散热材料将从所述基板或安装在所述基板上的所述芯片产生的热散发到外部。 因此，由于通过注射成型制造其中嵌入有散热材料的芯片安装基板的散热器，因此可以简化制造工艺。 此外，由于使用单一结构的散热器，不需要用于粘合基板和散热器的TIM接合层，并且通过阳极氧化散热器的上表面而形成的电绝缘层用于基板之间的电绝缘 并且不需要散热器，因此可以简化结构。
-
公开(公告)号：US20150102486A1
公开(公告)日：2015-04-16
申请号：US14511353
申请日：2014-10-10
Applicant: Point Engineering Co., Ltd.
Inventor： Bum Mo Ahn , Ki Myung Nam , Seung Ho Park
IPC: H01L23/495 , H01L21/56 , H01L23/00
CPC classification number: H01L21/563 , H01L21/4825 , H01L23/49513 , H01L23/4952 , H01L23/562 , H01L24/11 , H01L24/83 , H01L24/92 , H01L2224/1134 , H01L2224/1183 , H01L2224/13144 , H01L2224/291 , H01L2224/32013 , H01L2224/32227 , H01L2224/73265 , H01L2224/8314 , H01L2224/83192 , H01L2224/83385 , H01L2224/83815 , H01L2224/92227 , H01L2924/12041 , H01L2924/15156 , H01L2924/15787 , H01L2924/351 , H01L2924/00 , H01L2924/00014 , H01L2924/014
Abstract: Provided is a method of mounting a chip. The method includes: forming a bump at one surface of a cavity formed concavely in an inner direction of a substrate; performing a coining process to flatten a surface of the bump; coating a solder material on the bump subjected to the coining process; and bonding a chip and the bump by melting the solder material, wherein an electrode portion or a metal portion is formed on a bottom of the chip. For a metal substrate according to the present invention, wherein a vertical insulating layer is included, since the electrode portion of the chip and the electrode portion of the substrate have to be electrically connected, the metal substrate is bonded to the electrode portion of the chip using the bump additionally formed on the metal substrate, so the heat generated in the chip can be rapidly transferred to the substrate, and the junction temperature of the chip can be decreased, thereby enhancing the light efficiency and the. In addition, cracking due to the difference of thermal expansion coefficient between solder materials can be prevented by sealing the bonding portion of the chip using the solder materials. Further, since oxidation of the bonding portion is prevented by blocking the contact with the outside, the chip packaging process can be performed without an additional process of filling an inert gas into the internal space wherein the chip is mounted.
Abstract translation: 提供了一种安装芯片的方法。 该方法包括：在衬底的内部方向上凹入地形成的空腔的一个表面上形成凸块; 执行压印工艺以平坦化凸块的表面; 在经过压印加工的凸块上涂覆焊料; 并且通过熔化焊料材料来接合芯片和凸块，其中在芯片的底部上形成电极部分或金属部分。 对于根据本发明的金属基板，其中包括垂直绝缘层，由于芯片的电极部分和基板的电极部分必须电连接，金属基板被接合到芯片的电极部分 使用另外形成在金属基板上的凸块，使得芯片中产生的热量可以快速转移到基板，并且可以降低芯片的结温，从而提高光效率。 此外，通过使用焊料材料密封芯片的接合部分，可以防止由于焊料材料之间的热膨胀系数的差异导致的破裂。 此外，由于通过阻挡与外部的接触来防止接合部的氧化，所以可以进行芯片封装处理，而不需要在安装芯片的内部空间中填充惰性气体的附加处理。
-
43.发明申请Optical Device Array Substrate Having a Heat Dissipating Structure Integrated with a Substrate, and Method for Manufacturing Same 审中-公开具有与基板一体化的散热结构的光学器件阵列基板及其制造方法相同公开(公告)号：US20140225135A1
公开(公告)日：2014-08-14
申请号：US14343674
申请日：2012-07-26
Applicant: Point Engineering Co., LTD
Inventor： Bum Mo Ahn , Ki Myung Nam , Young Chul Jun
IPC: H01L33/64
CPC classification number: H01L33/648 , H01L23/3677 , H01L23/4006 , H01L23/4093 , H01L33/642 , H01L2224/73265 , H01L2933/0075
Abstract: The present invention relates to an optical device array substrate having a built-in heat dissipating structure, and to a method for manufacturing same, wherein the optical device array substrate itself is used as a heat sink and a coupling hole is formed at the bottom of the substrate to have a heat dissipating rod coupled thereto. The optical device array substrate having a built-in heat dissipating structure of the present invention consists essentially of: an optical device array substrate having a plurality of optical devices arranged on the top surface thereof and a plurality of coupling holes formed in the bottom surface thereof; and rod-shaped heat dissipating rods that have coupling projections formed on upper ends thereof, and are coupled to each of the coupling holes. In the above-described structure, the coupling holes are threaded, and the coupling projections are also threaded so as to be screw-coupled to the coupling holes. The coupling holes are formed having a downwardly narrowing taper, and the coupling projections are formed having a downwardly narrowing taper so as to be precisely coupled with the coupling holes even when in a contracted state under sub-freezing temperatures. The surfaces of the heat dissipating rods are characterized in that insulation coating layers are formed thereon and not on the coupling projections. A portion of the insulation coating layers on some of the heat dissipating rods may be removed to function as electrodes.
Abstract translation: 本发明涉及具有内置散热结构的光学元件阵列基板及其制造方法，其中光学元件阵列基板本身用作散热器，并且在底部形成有耦合孔 所述基板具有耦合到其上的散热杆。 具有本发明的内置散热结构的光学元件阵列基板主要由以下部分组成：具有设置在其顶面上的多个光学元件的光学元件阵列基板和形成在其底面的多个连接孔 ; 杆状散热杆，其上部形成有联接突起，并且联接到每个连接孔。 在上述结构中，联接孔是螺纹连接的，并且联接突起也是螺纹连接的，以便联接到联接孔。 联接孔形成为具有向下变窄的锥形，并且联接突起形成为具有向下变窄的锥形，以便即使在亚冷冻温度下处于收缩状态下也能与联接孔精确耦合。 散热棒的表面的特征在于其上形成有绝缘涂层，而不在耦合突起上。 一些散热棒上的绝缘涂层的一部分可以被去除以用作电极。
-
公开(公告)号：US20250166876A1
公开(公告)日：2025-05-22
申请号：US18840071
申请日：2023-02-16
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo AHN , Seung Ho PARK , Tae Hwan SONG
Abstract: The present invention relates to an inductor and a manufacturing method therefor, and, particularly, the objective of the present invention is to provide an inductor and a manufacturing method therefor, the inductor satisfying needs of small size and low resistance and, simultaneously, having a simplified manufacturing process such that mass production thereof is possible.
-
公开(公告)号：US12222370B2
公开(公告)日：2025-02-11
申请号：US17919739
申请日：2021-04-20
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo Ahn , Seung Ho Park , Sung Hyun Byun
Abstract: A probe head and a probe card having the same are provided. The probe head includes a plurality of guide plates each having a guide hole, wherein each of the guide plates has a shape in which a plurality of layers are stacked, and each of the guide plates includes: a first guide layer provided at a lowermost side thereof, and having a first guide hole; and a second guide layer provided at an uppermost side thereof, and having a second guide hole, wherein a side wall of the first guide hole and a side wall of the second guide hole are not provided on the same vertical line.
-
Patent Agency Ranking
公开(公告)号：US20250035670A1
公开(公告)日：2025-01-30
申请号：US18710173
申请日：2022-11-08
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo AHN , Seung Ho PARK , Chang Hee HONG
IPC: G01R1/067
Abstract: The present invention provides an electrically conductive contact pin and an inspection device having improved inspection reliability for an inspection object. The electrically conductive contact pin is characterized in that a first connection portion contacts a support portion to form a current path when a first elastic portion is compressed, and a second connection portion contacts the support portion to form a current path when a second elastic portion is compressed. The inspection device comprises an installation member having a through hole for receiving the electrically conductive contact pin.
-
47.发明申请公开(公告)号：US20250020691A1
公开(公告)日：2025-01-16
申请号：US18274455
申请日：2022-01-25
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo AHN , Seung Ho PARK , Sung Hyun BYUN
Abstract: Proposed is an electro-conductive contact pin which can implement a narrow pitch between electro-conductive contact pins and prevent the electro-conductive contact pins from being short-circuited even upon contact between center portions of the electro-conductive contact pins, through a manufacturing method for an electro-conductive contact pin, the manufacturing method including a step of forming a module area including pin bodies and a support frame supporting the pin bodies through connecting portions, and a coating layer forming step of forming a coating layer on the pin bodies.
-
公开(公告)号：US12169212B2
公开(公告)日：2024-12-17
申请号：US17912518
申请日：2021-03-23
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo Ahn , Sung Hyun Byun , Dong Hyeok Seo
Abstract: Proposed are a probe head for testing, through a probe, a pattern formed on a wafer, and a probe card having the same. More particularly, proposed are a probe head in which formation of a guide hole into which a probe is inserted and insertion of the probe therein are facilitated, and a probe card having the same.
-
公开(公告)号：US20240280609A1
公开(公告)日：2024-08-22
申请号：US18567345
申请日：2022-06-03
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo AHN , Seung Ho PARK , Sung Hyun BYUN
IPC: G01R1/067
CPC classification number: G01R1/06761
Abstract: The present invention provides an electrically conductive contact pin formed by laminating a plurality of metal layers, wherein the electrically conductive contact pin has improved physical or electrical properties.
-
公开(公告)号：US20240229287A1
公开(公告)日：2024-07-11
申请号：US18558360
申请日：2022-05-03
Applicant: POINT ENGINEERING CO., LTD.
Inventor： Bum Mo AHN , Seung Ho PARK , Sung Hyun BYUN
IPC: C25D11/18
CPC classification number: C25D11/18
Abstract: An anodized film structure according to the present invention comprises: a body, formed from an anodized film material, which is formed by anodizing a base metal and then removing the base metal; through holes having a greater inner width than pores formed during anodizing, and formed through the body; and an inner metal layer provided inside the body. Provided is the anodized film structure having enhanced physical and/or electrical properties to solve the problem of brittle fractures and impart partial conductivity.
-
-
-
-
-
-
-
-
-
Search Results
253
records
(took 0.022 seconds)
