CORRUGATED THERMAL INTERFACE DEVICE WITH LATERAL SPRING FINGERS

    公开(公告)号:US20240329342A1

    公开(公告)日:2024-10-03

    申请号:US18740236

    申请日:2024-06-11

    CPC classification number: G02B6/4269 H05K7/20254 H05K7/2049 H05K7/20409

    Abstract: A first electronic device may comprise a chassis and first fins. The chassis may be configured to removably couple with a second electronic device. The first fins are configured to interleave with second fins of the second electronic device in a coupled state of the first and second electronic devices. A corrugated thermal interface device comprises folded fins. The folded fins are coupled to the first fins and are also removably couplable to the second fins in the coupled state of the first and second electronic devices. Each folded fin comprises one or more lateral walls, and the corrugated thermal interface device further comprises a plurality of spring fingers coupled to and extending at least partially in a lateral direction from the lateral walls. The spring finger contacts may be contacted and displaced by the second fins in the coupled state of the first and second electronic devices.

    Reconfiguration of a computing system using a circuit switch

    公开(公告)号:US12105575B2

    公开(公告)日:2024-10-01

    申请号:US18047731

    申请日:2022-10-19

    Inventor: Terrel Morris

    CPC classification number: G06F1/3287 G06F13/1652 G06F13/4022

    Abstract: Example implementations relate to executing a workload in a computing system including processing devices, memory devices, and a circuit switch. An example includes identifying first and second instruction-level portions to be consecutively executed by the computing system; determining a first subset of processing devices and a first subset of memory devices to be used to execute the first instruction-level portion; controlling the circuit switch to interconnect the first subset of processing devices and the first subset of memory devices during execution of the first instruction-level portion; determining a second subset of the processing devices and a second subset of the memory devices to be used to execute the second instruction-level portion; and controlling the circuit switch to interconnect the second subset of processing devices and the second subset of memory devices during execution of the second instruction-level portion.

    Storage array fleet management
    66.
    发明授权

    公开(公告)号:US12101378B2

    公开(公告)日:2024-09-24

    申请号:US18063110

    申请日:2022-12-08

    Abstract: In some examples, a fleet storage provider performs storage management operations for a fleet of storage arrays, the storage arrays in the fleet of storage arrays being of one or more storage types. In response to an addition, to the fleet of storage arrays, of a new storage array of a first storage type different from each storage type of the one or more storage types, a system identifies the new storage array as being associated with a first storage class of a plurality of different storage classes, and associates the new storage array with a fleet service that abstracts component details of the fleet of storage arrays to the fleet storage provider. In response to a request, the system provisions a storage volume on a selected storage array of the fleet of storage arrays, the provisioning performed by the fleet storage provider in cooperation with the fleet service.

    Methods and systems for an analog cam with fuzzy search

    公开(公告)号:US12100451B2

    公开(公告)日:2024-09-24

    申请号:US18326813

    申请日:2023-05-31

    CPC classification number: G11C15/04 G11C15/00

    Abstract: Systems are methods are provided for implementing an analog content addressable memory (analog CAM), which is particularly structured to allow for an amount of variance (fuzziness) in its search operations. The analog CAM may search for approximate matches with the data stored therein, or matches within a defined variance. Circuitry of the analog CAM may include transistor-source lines that receive search-variance parameters, and/or data lines that receive search-variance parameters explicitly within the search input data. The search-variance parameters may include an upper bound and a lower bound that define a range of values within the allotted amount of fuzziness (e.g., deviation from the stored value). The search-variance parameters may program (using analog approaches) the analog CAM to perform searches having a modifiable restrictiveness that is tuned dynamically, as defined by the input search-variance. Thus, highly efficient hardware for complex applications involving fuzziness are enabled.

    BACK-REFERENCE DATA STRUCTURE FOR A DEDUPLICATION STORAGE SYSTEM

    公开(公告)号:US20240311255A1

    公开(公告)日:2024-09-19

    申请号:US18185202

    申请日:2023-03-16

    CPC classification number: G06F11/1453 G06F2201/84

    Abstract: Example implementations relate to deduplication operations in a storage system. An example includes generating a housekeeping work map to delete a backup item stored in a deduplication storage system; selecting a first work entry of the housekeeping work map, where the first work entry identifies a first container index and a first manifest; in response to a selection of the first work entry, loading the first container index into the memory, the first container index comprising a back-reference data structure; identifying, in the back-reference data structure, a back-reference entry indexed to the first manifest; determining, using the back-reference entry indexed to the first manifest, a first set of data units included in the first manifest and that are indexed in the first container index; and decrementing, in the first container index, a set of reference counts for the determined first set of data units.

Patent Agency Ranking