Abstract:
An output driver has an output multiplexor and an output current driver. The output multiplexor receives a data signal and outputs a q-node signal. The output current driver receives the q-node signal and drives a bus based on the q-node signal. The output multiplexor processes the data signal in various ways to generate the q-node signal. The output current driver is responsive to current control bits to select a amount of output drive current. In addition, the output multiplexor is controlled such that the output impedance of the output current driver is maintained within a predetermined range.
Abstract:
The present invention relates to a recovery function from a system failure such as a power failure and a media failure such as a breakage of disk at a transaction processing system of a plurality of user environment, and is applied in carrying out a checkpoint to reduce an amount of work required for failure recovery, and particularly to a fuzzy checkpoint method which is a method of enhancing a system performance by not interrupting other transactions ever for a moment at the time of checkpoint. According to the present invention, the occurrance of dangling transaction is prevented by deleting the corresponding transaction entry from the transaction table during performing of the redo step, for the transactions terminated between the point of time when the checkpoint start log record of the last completed checkpoint is logged and the point of time when the checkpoint end log record is logged.
Abstract:
A method for carrying out a check point for preventing a dangling transaction occurrence. The method uses a transaction table initialization technique performed during a recovery function. The method is performed by avoiding interruption of transactions occurring at the time the check point is carried out and is performed by reducing the amount of work required at the time of performing a recovery function from a failure detected in the transaction processing system. The occurrence of a dangling transaction is prevented by using a transaction table initialization technique at an analysis step for the transaction terminated between a time interval commencing when a check point start log record of a prior completed check point is logged and ending at a point of time when the check point end log record is logged.
Abstract:
An integrated circuit device includes a transmitter circuit operable to transmit a timing signal over a first wire to a DRAM. The DRAM receives a first signal having a balanced number of logical zero-to-one transitions and one-to-zero transitions and samples the first signal at a rising edge of the timing signal to produce a respective sampled value. The device further includes a receiver circuit to receive the respective sampled value from the DRAM over a plurality of wires separate from the first wire. In a first mode, the transmitter circuit repeatedly transmits incrementally offset versions of the timing signal to the DRAM until sampled values received from the DRAM change from a logical zero to a logical one or vice versa; and in a second mode, it transmits write data over the plurality of wires to the DRAM according to a write timing offset generated based on the sampled values.
Abstract:
An integrated circuit memory device has a storage array with an adjustable number of memory banks, a row of sense amplifiers to access storage cells in the storage array; and memory access control circuitry. The memory access control circuitry provides a first number of memory banks and a first page size in the integrated circuit memory device in a first mode of operation, and provides a second number of memory banks and a second page size in the integrated circuit memory device in a second mode of operation. The memory access control circuitry includes logic circuitry to adjust the number of memory banks in the integrated circuit memory device, and to adjust the page size of the integrated circuit memory device.
Abstract:
A system includes a first integrated circuit device and a second integrated circuit device. The first device transmits a data sequence to the second integrated circuit device, and the second device samples the data sequence to produce receiver data. The second device then transmits the receiver data back to the first device. Within the first integrated circuit device, a comparison between the data sequence and the receiver data is performed, and based on the comparison, the first device generates information representative of a calibrated timing offset. The first device uses the information representative of the calibrated timing offset to adjust timing associated with transferring write data from the first integrated circuit to the second integrated circuit.
Abstract:
A method for calibrating a communication channel coupling first and second components includes transmitting a data signal from the first component to the second component on the communication channel, and sensing a characteristic, such as phase, of the data signal on the second component. Information about the sensed characteristic is fed back to the first component using an auxiliary channel. An adjustable parameter, such as phase, for the transmitter is adjusted on the first component in response to the information. Also, a characteristic of a data signal received from the transmitter on the second component is sensed and used to adjust an adjustable parameter for the receiver on the first component.