HYBRID ANALOG-DIGITAL MATRIX PROCESSOR AND RELATED METHOD FOR PERFORMING FOURIER TRANSFORM

    公开(公告)号:US20240248950A1

    公开(公告)日:2024-07-25

    申请号:US18390329

    申请日:2023-12-20

    申请人: Lightmatter, Inc.

    IPC分类号: G06F17/14

    CPC分类号: G06F17/142

    摘要: Hybrid analog-digital processors and related methods are described. A hybrid analog-digital processor or related method may carry out an algorithm for efficiently performing a Fourier Transform with lower power consumption and higher speed compared with fully-digital processors. A hybrid analog-digital processor or related method may use a digital processor to perform some portions of a Fourier Transform, such as sizing signals for input into an analog accelerator (such as a photonic accelerator). The analog accelerator may be configured to perform some portions of the Fourier Transform by performing matrix-vector multiplication on the sized signals using light. Further efficiency may be provided by in some environments by batching signals that are input into the analog accelerator into 2D arrays, or by performing matrix-vector multiplication using a submatrix of a full Fourier Transform matrix.

    Fast prediction processor
    64.
    发明授权

    公开(公告)号:US12038777B2

    公开(公告)日:2024-07-16

    申请号:US17359025

    申请日:2021-06-25

    申请人: Lightmatter, Inc.

    摘要: Hybrid analog-digital processing systems are described. An example of a hybrid analog-digital processing system includes photonic accelerator configured to perform matrix-vector multiplication using light. The photonic accelerator exhibits a frequency response having a first bandwidth (e.g., less than 3 GHz). The hybrid analog-digital processing system further includes a plurality of analog-to-digital converters (ADCs) coupled to the photonic accelerator, and a plurality of digital equalizers coupled to the plurality of ADCs, wherein the digital equalizers are configured to set a frequency response of the hybrid analog-digital processing system to a second bandwidth greater than the first bandwidth.

    CHIPLET COMMUNICATION USING AN OPTICAL COMMUNICATION SUBSTRATE

    公开(公告)号:US20240201444A1

    公开(公告)日:2024-06-20

    申请号:US18542974

    申请日:2023-12-18

    申请人: Lightmatter, Inc.

    IPC分类号: G02B6/35

    CPC分类号: G02B6/3596

    摘要: Described herein are a computing systems comprising a photonic interposer having an optical network comprising a plurality of waveguides and a plurality of controllable optical switches; an electronic die having a surface bonded to the photonic interposer, an inner interface comprising a first plurality of ports electrically coupling the electronic die to the photonic interposer through the surface; and an outer interface comprising a second plurality of ports electrically coupling the electronic die to the photonic interposer through the surface, wherein the outer interface at least partially encloses the inner interface.

    RESIDUE NUMBER SYSTEM IN A PHOTONIC MATRIX ACCELERATOR

    公开(公告)号:US20240152331A1

    公开(公告)日:2024-05-09

    申请号:US18496494

    申请日:2023-10-27

    申请人: Lightmatter, Inc.

    IPC分类号: G06F7/72 G06E1/00

    CPC分类号: G06F7/729 G06E1/00

    摘要: A photonic processor uses light signals and a residue number system (RNS) to perform calculations. The processor sums two or more values by shifting the phase of a light signal with phase shifters and reading out the summed phase with a coherent detector. Because phase winds back every 2π radians, the photonic processor performs addition modulo 2π. A photonic processor may use the summation of phases to perform dot products and correct erroneous residues. A photonic processor may use the RNS in combination with a positional number system (PNS) to extend the numerical range of the photonic processor, which may be used to accelerate homomorphic encryption (HE)-based deep learning.

    MATRIX MULTIPLICATION USING OPTICAL PROCESSING

    公开(公告)号:US20240077904A1

    公开(公告)日:2024-03-07

    申请号:US18505602

    申请日:2023-11-09

    申请人: Lightmatter, Inc.

    IPC分类号: G06E3/00 G02F3/00 G06E1/04

    CPC分类号: G06E3/005 G02F3/00 G06E1/045

    摘要: Systems and methods for performing matrix operations using a photonic processor are provided. The photonic processor includes encoders configured to encode a numerical value into an optical signal and optical multiplication devices configured to output an electrical signal proportional to a product of one or more encoded values. The optical multiplication devices include a first input waveguide, a second input waveguide, a coupler circuit coupled to the first input waveguide and the second input waveguide, a first detector and a second detector coupled to the coupler circuit, and a circuit coupled to the first detector and second detector and configured to output a current that is proportional to a product of a first input value and a second input value.