-
公开(公告)号:US20220367619A1
公开(公告)日:2022-11-17
申请号:US17877109
申请日:2022-07-29
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Li-Zhen Yu , Huan-Chieh Su , Lin-Yu Huang , Cheng-Chi Chuang , Chih-Hao Wang
Abstract: A semiconductor structure includes one or more channel layers; a gate structure engaging the one or more channel layers; a first source/drain feature connected to a first side of the one or more channel layers and adjacent to the gate structure; a first dielectric cap disposed over the first source/drain feature, wherein a bottom surface of the first dielectric cap is below a top surface of the gate structure; a first via disposed under and electrically connected to the first source/drain feature; and a power rail disposed under and electrically connected to the first via.
-
公开(公告)号:US20220367344A1
公开(公告)日:2022-11-17
申请号:US17871029
申请日:2022-07-22
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Li-Zhen Yu , Chia-Hao Chang , Cheng-Chi Chuang , Yu-Ming Lin , Chih-Hao Wang
IPC: H01L23/522 , H01L27/088 , H01L21/8234 , H01L23/528 , H01L21/768
Abstract: A method includes providing a semiconductor structure having a metal gate structure (MG), gate spacers disposed on sidewalls of the MG, and a source/drain (S/D) feature disposed adjacent to the gate spacers; forming a first metal layer over the S/D feature and between the gate spacers; recessing the first metal layer to form a trench; forming a dielectric layer on sidewalls of the trench; forming a second metal layer over the first metal layer in the trench, wherein sidewalls of the second metal layer are defined by the dielectric layer; and forming a contact feature over the MG to contact the MG.
-
公开(公告)号:US20220367241A1
公开(公告)日:2022-11-17
申请号:US17815080
申请日:2022-07-26
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Li-Zhen Yu , Huan-Chieh Su , Lin-Yu Huang , Cheng-Chi Chuang , Chih-Hao Wang
IPC: H01L21/768 , H01L21/762 , H01L23/528 , H01L29/417 , H01L29/66
Abstract: Semiconductor devices including air spacers formed in a backside interconnect structure and methods of forming the same are disclosed. In an embodiment, a device includes a first transistor structure; a front-side interconnect structure on a front-side of the first transistor structure; and a backside interconnect structure on a backside of the first transistor structure, the backside interconnect structure including a first dielectric layer on the backside of the first transistor structure; a first via extending through the first dielectric layer, the first via being electrically coupled to a source/drain region of the first transistor structure; a first conductive line electrically coupled to the first via; and an air spacer adjacent the first conductive line in a direction parallel to a backside surface of the first dielectric layer.
-
公开(公告)号:US20220359686A1
公开(公告)日:2022-11-10
申请号:US17815089
申请日:2022-07-26
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Li-Zhen Yu , Lin-Yu Huang , Cheng-Chi Chuang , Yu-Ming Lin , Chih-Hao Wang
IPC: H01L29/417 , H01L29/49 , H01L29/78 , H01L29/66 , H01L21/285 , H01L21/321 , H01L21/8234 , H01L23/528 , H01L23/535
Abstract: A semiconductor structure includes a metal gate structure (MG) formed over a substrate, a first gate spacer formed on a first sidewall of the MG, a second gate spacer formed on a second sidewall of the MG opposite to the first sidewall, where the second gate spacer is shorter than the first gate spacer, a source/drain (S/D) contact (MD) adjacent to the MG, where a sidewall of the MD is defined by the second gate spacer, and a contact feature configured to electrically connect the MG to the MD.
-
公开(公告)号:US20220344496A1
公开(公告)日:2022-10-27
申请号:US17236675
申请日:2021-04-21
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Huan-Chieh Su , Li-Zhen Yu , Chun-Yuan Chen , Cheng-Chi Chuang , Kuan-Lun Cheng , Chih-Hao Wang
IPC: H01L29/66 , H01L29/78 , H01L27/092 , H01L21/8234 , H01L29/06
Abstract: A method provides a structure having a fin oriented lengthwise and widthwise along first and second directions respectively, an isolation structure adjacent to sidewalls of the fin, and first and second source/drain (S/D) features over the fin. The method includes forming an etch mask exposing a first portion of the fin under the first S/D feature and covering a second portion of the fin under the second S/D feature; removing the first portion of the fin, resulting in a first trench; forming a first dielectric feature in the first trench; and removing the second portion of the fin to form a second trench. The first dielectric feature and the isolation structure form first and second sidewalls of the second trench respectively. The method includes laterally etching the second sidewalls, thereby expanding the second trench along the second direction and forming a via structure in the expanded second trench.
-
公开(公告)号:US20220238693A1
公开(公告)日:2022-07-28
申请号:US17717684
申请日:2022-04-11
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Cheng-Chi Chuang , Lin-Yu Huang , Chia-Hao Chang , Yu-Ming Lin , Ting-Ya Lo , Chi-Lin Teng , Hsin-Yen Huang , Hai-Ching Chen
IPC: H01L29/66 , H01L29/49 , H01L29/78 , H01L21/8234
Abstract: A semiconductor structure includes a substrate, a semiconductor layer, a gate stack, two first gate spacers over two opposing sidewalls of the gate stack and extending above the gate stack; a second gate spacer over a sidewall of one of the first gate spacers and having an upper portion over a lower portion; an etch stop layer adjacent to the lower portion and spaced away from the upper portion; and a seal layer over the gate stack, the two first gate spacers and the second gate spacer, resulting in a first void and a second void below the first seal layer. The first void is above the lower portion of the second gate spacer and laterally between the etch stop layer and the upper portion of the second gate spacer. The second void is above the gate stack and laterally between the two first gate spacers.
-
公开(公告)号:US20220165733A1
公开(公告)日:2022-05-26
申请号:US17104351
申请日:2020-11-25
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Chun-Yuan Chen , Huan-Chieh Su , Cheng-Chi Chuang , Chih-Hao Wang
IPC: H01L27/092 , H01L29/66 , H01L29/78 , H01L29/06 , H01L21/8234
Abstract: A method includes forming a fin structure over a substrate, wherein the fin structure includes a base layer, an isolating layer over the base layer, and a stack of channel layers and first sacrificial layers alternately stacked over the isolating layer. The method further includes forming an isolation structure adjacent to sidewalls of the fin structure, wherein a top surface of the isolation structure is above a bottom surface of the isolating layer and below a top surface of the isolating layer. The method further includes depositing a second sacrificial layer over the isolation structure and over the sidewalls of the fin structure; etching the second sacrificial layer and the fin structure to form two source/drain trenches, wherein the source/drain trenches expose the base layer; partially removing the first and the second sacrificial layers through the source/drain trenches to form gaps; and depositing a dielectric spacer in the gaps.
-
公开(公告)号:US20220157720A1
公开(公告)日:2022-05-19
申请号:US17665703
申请日:2022-02-07
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Tai-I Yang , Li-Lin Su , Yung-Hsu Wu , Hsin-Ping Chen , Cheng-Chi Chuang
IPC: H01L23/528 , H01L21/768 , H01L23/522 , H01L21/8234
Abstract: Examples of an integrated circuit with an interconnect structure and a method for forming the integrated circuit are provided herein. In some examples, the method includes receiving a workpiece having an interconnect structure that includes a first conductive feature, a second conductive feature disposed beside the first conductive feature, and an inter-level dielectric disposed between the first conductive feature and the second conductive feature. A conductive material of an etch stop layer is selectively deposited on the first conductive feature and on the second conductive feature without depositing the conductive material on the inter-level dielectric, and the inter-level dielectric is removed to form a gap between the first conductive feature and the second conductive feature.
-
公开(公告)号:US20220148964A1
公开(公告)日:2022-05-12
申请号:US17582314
申请日:2022-01-24
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Chun-Yuan Chen , Huan-Chieh Su , Cheng-Chi Chuang , Chih-Hao Wang
IPC: H01L23/522 , H01L21/768 , H01L21/8234 , H01L23/528 , H01L27/088 , H01L29/06 , H01L29/417 , H01L29/66 , H01L29/78
Abstract: A semiconductor structure includes first and second source/drain (S/D) features, one or more channel layers connecting the first and the second S/D features, a high-k metal gate engaging the one or more channel layers, an isolation structure, a power rail under the isolation structure, and a via structure extending through the isolation structure and electrically connecting the first S/D feature and the power rail. At least a portion of the isolation structure is under the first and the second S/D features. In a cross-section that extends through the first S/D feature and perpendicular to a direction from the first S/D feature to the second S/D feature along the one or more channel layers, the via structure extends into a gap vertically between the first S/D feature and the isolation structure.
-
公开(公告)号:US20220130823A1
公开(公告)日:2022-04-28
申请号:US17572212
申请日:2022-01-10
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Huan-Chieh Su , Li-Zhen Yu , Chun-Yuan Chen , Shih-Chuan Chiu , Cheng-Chi Chuang , Yu-Ming Lin , Chih-Hao Wang
IPC: H01L27/088 , H01L21/027 , H01L21/308 , H01L21/306
Abstract: A semiconductor device according to the present disclosure includes a bottom dielectric feature on a substrate, a plurality of channel members directly over the bottom dielectric feature, a gate structure wrapping around each of the plurality of channel members, two first epitaxial features sandwiching the bottom dielectric feature along a first direction, and two second epitaxial features sandwiching the plurality of channel members along the first direction.
-
-
-
-
-
-
-
-
-