MEMORY DEVICE AND OPERATING METHOD OF THE MEMORY DEVICE

    公开(公告)号:US20240012568A1

    公开(公告)日:2024-01-11

    申请号:US17991082

    申请日:2022-11-21

    申请人: SK hynix Inc.

    发明人: Sung Yong LIM

    IPC分类号: G06F3/06

    摘要: There are provided a memory device and an operating method of the memory device. The memory device includes: a memory block including first select transistors, memory cells, and second select transistors, which are connected between bit lines and a source line; a precharge controller for monitoring a program operation of the memory cells, and changing a precharge mode of unselected strings among strings included in the memory block according to a monitoring result; and a select line voltage generator for generating a positive voltage or a negative voltage, which is applied to a second select line connected to the second select transistors, according to the precharge mode selected in the precharge controller.

    FERROELECTRIC MEMORY DEVICE
    3.
    发明申请

    公开(公告)号:US20190288116A1

    公开(公告)日:2019-09-19

    申请号:US16188290

    申请日:2018-11-13

    申请人: SK hynix Inc.

    发明人: Hyangkeun YOO

    摘要: A ferroelectric memory device according to one embodiment includes a semiconductor substrate, a channel layer disposed on the semiconductor substrate, a ferroelectric layer disposed on the channel layer, and a gate electrode layer disposed on the ferroelectric layer. The channel layer includes an epitaxial film.

    CONTROLLER OF STORAGE DEVICE
    5.
    发明公开

    公开(公告)号:US20240362164A1

    公开(公告)日:2024-10-31

    申请号:US18486165

    申请日:2023-10-13

    申请人: SK hynix Inc.

    IPC分类号: G06F12/0815 G06F12/02

    CPC分类号: G06F12/0815 G06F12/0215

    摘要: A controller of a storage device includes a memory configured to serve as a lookahead cache; a read request storage configured to store therein read requests; and a cache manager configured to perform a bottleneck check operation when a process for a cache hit read request stored in the read request storage is completed, and selectively deactivate the lookahead cache based on a check result in bottleneck check operations.

    BUFFER CHIP, AND SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY CHIPS

    公开(公告)号:US20240361954A1

    公开(公告)日:2024-10-31

    申请号:US18520228

    申请日:2023-11-27

    申请人: SK hynix Inc.

    发明人: Seong Ju LEE

    IPC分类号: G06F3/06

    摘要: A buffer chip includes a chip select signal reception circuit for receiving one or more system chip select signals transmitted from a memory controller and a chip ID reception circuit for receiving chip ID information transmitted from the memory controller. The buffer chip also includes a chip select signal generation circuit that generates memory chip select signals by using the one or more system chip select signals and the chip ID information and a chip select signal transmission circuit that transmits the memory chip select signals to a plurality of memory chips.

    Semiconductor memory device and manufacturing method of semiconductor memory device

    公开(公告)号:US12133379B2

    公开(公告)日:2024-10-29

    申请号:US17235577

    申请日:2021-04-20

    申请人: SK hynix Inc.

    发明人: Nam Jae Lee

    摘要: There are provided a semiconductor memory device and a manufacturing method of the semiconductor memory device. The semiconductor memory device includes: a channel structure including a first pillar part and a second pillar part extending from the first pillar part; a blocking insulating layer surrounding a sidewall of the first pillar part; a data storage layer disposed between the first pillar part and the blocking insulating layer; an upper select line overlapping with an end portion of the blocking insulating layer and an end portion of the data storage layer, which face in an extending direction of the second pillar part, the upper select line surrounding a sidewall of the second pillar part; and a tunnel insulating layer disposed between the first pillar part and the data storage layer, the tunnel insulating layer extending between the second pillar part and the upper select line.

    Image sensor and method of operating the image sensor

    公开(公告)号:US12133012B2

    公开(公告)日:2024-10-29

    申请号:US17982952

    申请日:2022-11-08

    申请人: SK hynix Inc.

    CPC分类号: H04N25/778

    摘要: The present technology relates to an image sensor. The image sensor according to an embodiment may include a pixel array in which a plurality of pixels are connected through common lines, an internal amplifier configured to amplify a signal of a target pixel selected from among the plurality of pixels, switches configured to control a connection between the target pixel and floating diffusion nodes of candidate pixels having the same column address as the target pixel among the plurality of pixels, and a controller configured to output control signals for controlling the switches.

    Image sensing device
    10.
    发明授权

    公开(公告)号:US12132068B2

    公开(公告)日:2024-10-29

    申请号:US17525207

    申请日:2021-11-12

    申请人: SK hynix Inc.

    发明人: Ho Young Kwak

    IPC分类号: H01L27/146

    摘要: An image sensing device includes a first substrate layer including first conductive impurities and structured to produce photocharges based on the incident light and capture the photocharges using a voltage difference induced in response to a demodulation control signal; a second substrate layer including second conductive impurities having characteristics opposite to those of the first conductive impurities, and structured to be bonded to the first substrate layer; and a depletion layer formed between the first substrate layer and the second substrate layer.