-
公开(公告)号:US20240161793A1
公开(公告)日:2024-05-16
申请号:US18115999
申请日:2023-03-01
申请人: SK hynix Inc.
发明人: Heon Ki KIM , Kyeong Min CHAE
CPC分类号: G11C7/1063 , G11C7/106 , G11C7/1066 , G11C7/222
摘要: A pipe register includes: a plurality of register units configured to output data in response to control signals; and a pipe control circuit configured to generate a reference timing signal by dividing a clock signal, the clock signal activated during an activation time of a read enable signal, and generate the control signals based on the read enable signal and the reference timing signal.
-
公开(公告)号:US20240012568A1
公开(公告)日:2024-01-11
申请号:US17991082
申请日:2022-11-21
申请人: SK hynix Inc.
发明人: Sung Yong LIM
IPC分类号: G06F3/06
CPC分类号: G06F3/0619 , G06F3/064 , G06F3/0653 , G06F3/0679
摘要: There are provided a memory device and an operating method of the memory device. The memory device includes: a memory block including first select transistors, memory cells, and second select transistors, which are connected between bit lines and a source line; a precharge controller for monitoring a program operation of the memory cells, and changing a precharge mode of unselected strings among strings included in the memory block according to a monitoring result; and a select line voltage generator for generating a positive voltage or a negative voltage, which is applied to a second select line connected to the second select transistors, according to the precharge mode selected in the precharge controller.
-
公开(公告)号:US20190288116A1
公开(公告)日:2019-09-19
申请号:US16188290
申请日:2018-11-13
申请人: SK hynix Inc.
发明人: Hyangkeun YOO
IPC分类号: H01L29/78 , H01L29/51 , H01L29/16 , H01L29/161
摘要: A ferroelectric memory device according to one embodiment includes a semiconductor substrate, a channel layer disposed on the semiconductor substrate, a ferroelectric layer disposed on the channel layer, and a gate electrode layer disposed on the ferroelectric layer. The channel layer includes an epitaxial film.
-
公开(公告)号:US20240363548A1
公开(公告)日:2024-10-31
申请号:US18461503
申请日:2023-09-06
申请人: SK hynix Inc.
发明人: Geon Hee KIM , Hyung Jin PARK , Seung Won LEE
IPC分类号: H01L23/00 , H01L21/66 , H01L23/522 , H01L23/528
CPC分类号: H01L23/562 , H01L22/34 , H01L23/5226 , H01L23/5283
摘要: A wafer includes chip areas and a first scribe lane disposed between the chip areas, and a first trench pattern disposed in the first scribe lane. The first scribe lane extends in a first direction. The first trench pattern includes a plurality of first trench groups spaced apart from each other in the first direction.
-
公开(公告)号:US20240362164A1
公开(公告)日:2024-10-31
申请号:US18486165
申请日:2023-10-13
申请人: SK hynix Inc.
发明人: Hyun Jin Chung , Hee Cheol KIM
IPC分类号: G06F12/0815 , G06F12/02
CPC分类号: G06F12/0815 , G06F12/0215
摘要: A controller of a storage device includes a memory configured to serve as a lookahead cache; a read request storage configured to store therein read requests; and a cache manager configured to perform a bottleneck check operation when a process for a cache hit read request stored in the read request storage is completed, and selectively deactivate the lookahead cache based on a check result in bottleneck check operations.
-
公开(公告)号:US20240361954A1
公开(公告)日:2024-10-31
申请号:US18520228
申请日:2023-11-27
申请人: SK hynix Inc.
发明人: Seong Ju LEE
IPC分类号: G06F3/06
CPC分类号: G06F3/0656 , G06F3/0604 , G06F3/0673
摘要: A buffer chip includes a chip select signal reception circuit for receiving one or more system chip select signals transmitted from a memory controller and a chip ID reception circuit for receiving chip ID information transmitted from the memory controller. The buffer chip also includes a chip select signal generation circuit that generates memory chip select signals by using the one or more system chip select signals and the chip ID information and a chip select signal transmission circuit that transmits the memory chip select signals to a plurality of memory chips.
-
7.
公开(公告)号:US20240361834A1
公开(公告)日:2024-10-31
申请号:US18429428
申请日:2024-02-01
申请人: SK hynix Inc.
发明人: Su Ram CHA , Young Ho YOO
CPC分类号: G06F3/013 , G06F3/012 , G06T5/70 , G06V10/25 , G06V40/161
摘要: Disclosed is an image sensor, an image processing system including the image sensor, and an operating method of the image processing system, the image sensor including a first detection circuit configured to detect an eye region of a user from an information image obtained by capturing an image of the user, a first probability map generation circuit configured to generate a first probability map which corresponds to a direction in which the user's eyes gaze, based on the eye region, and a storage circuit configured to store the first probability map.
-
公开(公告)号:US12133379B2
公开(公告)日:2024-10-29
申请号:US17235577
申请日:2021-04-20
申请人: SK hynix Inc.
发明人: Nam Jae Lee
摘要: There are provided a semiconductor memory device and a manufacturing method of the semiconductor memory device. The semiconductor memory device includes: a channel structure including a first pillar part and a second pillar part extending from the first pillar part; a blocking insulating layer surrounding a sidewall of the first pillar part; a data storage layer disposed between the first pillar part and the blocking insulating layer; an upper select line overlapping with an end portion of the blocking insulating layer and an end portion of the data storage layer, which face in an extending direction of the second pillar part, the upper select line surrounding a sidewall of the second pillar part; and a tunnel insulating layer disposed between the first pillar part and the data storage layer, the tunnel insulating layer extending between the second pillar part and the upper select line.
-
公开(公告)号:US12133012B2
公开(公告)日:2024-10-29
申请号:US17982952
申请日:2022-11-08
申请人: SK hynix Inc.
发明人: Yu Jin Park , Han Sol Park
IPC分类号: H04N25/778 , H01L27/146 , H04N25/78
CPC分类号: H04N25/778
摘要: The present technology relates to an image sensor. The image sensor according to an embodiment may include a pixel array in which a plurality of pixels are connected through common lines, an internal amplifier configured to amplify a signal of a target pixel selected from among the plurality of pixels, switches configured to control a connection between the target pixel and floating diffusion nodes of candidate pixels having the same column address as the target pixel among the plurality of pixels, and a controller configured to output control signals for controlling the switches.
-
公开(公告)号:US12132068B2
公开(公告)日:2024-10-29
申请号:US17525207
申请日:2021-11-12
申请人: SK hynix Inc.
发明人: Ho Young Kwak
IPC分类号: H01L27/146
CPC分类号: H01L27/14685 , H01L27/14603 , H01L27/14612
摘要: An image sensing device includes a first substrate layer including first conductive impurities and structured to produce photocharges based on the incident light and capture the photocharges using a voltage difference induced in response to a demodulation control signal; a second substrate layer including second conductive impurities having characteristics opposite to those of the first conductive impurities, and structured to be bonded to the first substrate layer; and a depletion layer formed between the first substrate layer and the second substrate layer.
-
-
-
-
-
-
-
-
-