-
公开(公告)号：US20130303099A1
公开(公告)日：2013-11-14
申请号：US13938677
申请日：2013-07-10
申请人： Daniel L. Kaczman , Manish N. Shah
发明人： Daniel L. Kaczman , Manish N. Shah
IPC分类号： H04B1/16
摘要： Methods and corresponding systems for receiving a radio frequency signal include a receiver capable of switching operating modes and operable to receive the radio frequency signal in any of the operating modes. A metric monitor is coupled to the receiver and operable to provide a metric. A controller is responsive to the metric and operable to switch the receiver between the operating modes. The operating modes can include a zero intermediate frequency (ZIF) mode and a very low intermediate frequency (VLIF) mode. The metric can include a received signal strength indicator (RSSI) and an adjacent channel indicator. The receiver can be configured to operate in the ZIF mode in response to the RSSI value satisfying a threshold and configured to operate in the VLIF mode in response to the RSSI value failing to satisfy the threshold.
摘要翻译： 用于接收射频信号的方法和相应的系统包括能够切换操作模式并且可操作以在任何操作模式中接收射频信号的接收机。 度量监视器耦合到接收器并且可操作以提供度量。 控制器响应于该度量并可操作以在操作模式之间切换接收器。 操作模式可以包括零中频（ZIF）模式和极低中频（VLIF）模式。 该度量可以包括接收信号强度指示符（RSSI）和相邻信道指示符。 接收机可以被配置为响应于RSSI值满足阈值在ZIF模式下操作，并且被配置为响应于RSSI值不能满足阈值而以VLIF模式操作。
-
公开(公告)号：US20090191833A1
公开(公告)日：2009-07-30
申请号：US12021534
申请日：2008-01-29
申请人： Daniel L. Kaczman , Mohammed S. Alam , David L. Cashen , Lu M. Han , Mohammed Rachedine , Manish N. Shah
发明人： Daniel L. Kaczman , Mohammed S. Alam , David L. Cashen , Lu M. Han , Mohammed Rachedine , Manish N. Shah
IPC分类号： H04B1/10
CPC分类号： H04B1/30 , H03D7/1441 , H03D7/1458 , H03D7/1466 , H03F1/301 , H03F3/195 , H03F3/211 , H03F3/45183 , H03F3/45475 , H03F3/45659 , H03F2200/294 , H03F2200/411 , H03F2203/45316 , H03F2203/45418 , H03F2203/45424 , H03F2203/45512 , H03F2203/45526 , H03F2203/45681 , H03F2203/45682 , H03K3/35625
摘要： A high performance radio frequency receiver includes a low noise amplifier with large binary and stepped gain control range, controlled impedance, and enhanced blocker immunity, for amplifying and converting a radio frequency signal to a current; a pulse generator for generating in-phase and quadrature pulses; a crossover correction circuit and pulse shaper for controlling a crossover threshold of the pulses and interaction between in-phase and quadrature mixers; and a double balanced mixer for combining the RF signal with the pulses to generate an intermediate frequency or baseband zero intermediate frequency current-mode signal. The in-phase and quadrature pulses have a duty cycle of 20-35%. The intermediate frequency signal and second order harmonics may be filtered with a high frequency low pass filter and a current injected complex direct-coupled filter. Decreased die size, current drain, cost, and complexity, as well as improvements in gain, 1/f noise, noise figure, sensitivity, and linearity may result.
摘要翻译： 高性能射频接收机包括具有大二进制和阶梯增益控制范围的低噪声放大器，受控阻抗和增强的阻塞抗扰度，用于放大和转换射频信号到电流; 用于产生同相和正交脉冲的脉冲发生器; 交叉校正电路和脉冲整形器，用于控制脉冲的交叉阈值以及同相和正交混频器之间的相互作用; 以及用于将RF信号与脉冲组合以产生中频或基带零中频频率电流模式信号的双平衡混频器。 同相和正交脉冲的占空比为20-35％。 中频信号和二次谐波可以用高频低通滤波器和注入电流的复合直流滤波器进行滤波。 降低管芯尺寸，电流消耗，成本和复杂性，以及增益，1 / f噪声，噪声系数，灵敏度和线性度的改善。
-
公开(公告)号：US08045943B2
公开(公告)日：2011-10-25
申请号：US12021534
申请日：2008-01-29
申请人： Daniel L. Kaczman , Mohammed S. Alam , David L. Cashen , Lu M. Han , Mohammed Rachedine , Manish N. Shah
发明人： Daniel L. Kaczman , Mohammed S. Alam , David L. Cashen , Lu M. Han , Mohammed Rachedine , Manish N. Shah
CPC分类号： H04B1/30 , H03D7/1441 , H03D7/1458 , H03D7/1466 , H03F1/301 , H03F3/195 , H03F3/211 , H03F3/45183 , H03F3/45475 , H03F3/45659 , H03F2200/294 , H03F2200/411 , H03F2203/45316 , H03F2203/45418 , H03F2203/45424 , H03F2203/45512 , H03F2203/45526 , H03F2203/45681 , H03F2203/45682 , H03K3/35625
摘要： A high performance radio frequency receiver includes a low noise amplifier with large binary and stepped gain control range, controlled impedance, and enhanced blocker immunity, for amplifying and converting a radio frequency signal to a current; a pulse generator for generating in-phase and quadrature pulses; a crossover correction circuit and pulse shaper for controlling a crossover threshold of the pulses and interaction between in-phase and quadrature mixers; and a double balanced mixer for combining the RF signal with the pulses to generate an intermediate frequency or baseband zero intermediate frequency current-mode signal. The in-phase and quadrature pulses have a duty cycle of 20-35%. The intermediate frequency signal and second order harmonics may be filtered with a high frequency low pass filter and a current injected complex direct-coupled filter. Decreased die size, current drain, cost, and complexity, as well as improvements in gain, 1/f noise, noise figure, sensitivity, and linearity may result.
摘要翻译： 高性能射频接收机包括具有大二进制和阶梯增益控制范围，受控阻抗和增强阻塞抗扰度的低噪声放大器，用于将射频信号放大和转换成电流; 用于产生同相和正交脉冲的脉冲发生器; 交叉校正电路和脉冲整形器，用于控制脉冲的交叉阈值以及同相和正交混频器之间的相互作用; 以及用于将RF信号与脉冲组合以产生中频或基带零中频频率电流模式信号的双平衡混频器。 同相和正交脉冲的占空比为20-35％。 中频信号和二次谐波可以用高频低通滤波器和注入电流的复合直流滤波器进行滤波。 降低管芯尺寸，电流消耗，成本和复杂性，以及增益，1 / f噪声，噪声系数，灵敏度和线性度的改善。
-
公开(公告)号：US20110201296A1
公开(公告)日：2011-08-18
申请号：US13095544
申请日：2011-04-27
IPC分类号： H04B1/26
摘要： A balanced mixer circuit (300, 400, 500, 600, 700 and 800) in a baseband receiver (202) includes an oscillator circuit (212), a mixer (214 and 215), a digital-to-analog converter (258 and 259) and a digital signal processor (250). The mixer includes CMOS devices (301, 302, 303 and 304). In response to differential outputs from the mixer, the digital signal processor controls the digital-to-analog converter to output bias voltages for the gate of at least one of the CMOS devices of the mixer to compensate for imbalance in the differential output of the mixer that may be caused by mismatch among two or more CMOS devices of the mixer or caused by other reasons, in order to increase second order intercept point of the mixer.
摘要翻译： 基带接收机（202）中的平衡混频器电路（300,400,500,600,700和800）包括振荡器电路（212），混频器（214和215），数模转换器（258和 259）和数字信号处理器（250）。 混频器包括CMOS器件（301,302,303和304）。 响应于来自混频器的差分输出，数字信号处理器控制数模转换器以输出混频器的至少一个CMOS器件的栅极的偏置电压，以补偿混频器的差分输出的不平衡 这可能是由混频器的两个或更多个CMOS器件之间的失配引起的或由于其他原因引起的，以便增加混频器的二阶截取点。
-
公开(公告)号：US20090239489A1
公开(公告)日：2009-09-24
申请号：US12079106
申请日：2008-03-24
申请人： Daniel L. Kaczman , Manish N. Shah
发明人： Daniel L. Kaczman , Manish N. Shah
IPC分类号： H04B17/00
摘要： Methods and corresponding systems for receiving a radio frequency signal include a receiver capable of switching operating modes and operable to receive the radio frequency signal in any of the operating modes. A metric monitor is coupled to the receiver and operable to provide a metric. A controller is responsive to the metric and operable to switch the receiver between the operating modes. The operating modes can include a zero intermediate frequency (ZIF) mode and a very low intermediate frequency (VLIF) mode. The metric can include a received signal strength indicator (RSSI) and an adjacent channel indicator. The receiver can be configured to operate in the ZIF mode in response to the RSSI value satisfying a threshold and configured to operate in the VLIF mode in response to the RSSI value failing to satisfy the threshold.
摘要翻译： 用于接收射频信号的方法和相应的系统包括能够切换操作模式并且可操作以在任何操作模式中接收射频信号的接收机。 度量监视器耦合到接收器并且可操作以提供度量。 控制器响应于该度量并可操作以在操作模式之间切换接收器。 操作模式可以包括零中频（ZIF）模式和极低中频（VLIF）模式。 该度量可以包括接收信号强度指示符（RSSI）和相邻信道指示符。 接收机可以被配置为响应于RSSI值满足阈值在ZIF模式下操作，并且被配置为响应于RSSI值不能满足阈值而以VLIF模式操作。
-
公开(公告)号：US20090203347A1
公开(公告)日：2009-08-13
申请号：US12028720
申请日：2008-02-08
摘要： A balanced mixer circuit (300, 400, 500, 600, 700 and 800) in a baseband receiver (202) includes an oscillator circuit (212), a mixer (214 and 215), a digital-to-analog converter (258 and 259) and a digital signal processor (250). The mixer includes CMOS devices (301, 302, 303 and 304). In response to differential outputs from the mixer, the digital signal processor controls the digital-to-analog converter to output bias voltages for the gate of at least one of the CMOS devices of the mixer to compensate for imbalance in the differential output of the mixer that may be caused by mismatch among two or more CMOS devices of the mixer or caused by other reasons, in order to increase second order intercept point of the mixer.
摘要翻译： 基带接收机（202）中的平衡混频器电路（300,400,500,600,700和800）包括振荡器电路（212），混频器（214和215），数模转换器（258和 259）和数字信号处理器（250）。 混频器包括CMOS器件（301,302,303和304）。 响应于来自混频器的差分输出，数字信号处理器控制数模转换器以输出混频器的至少一个CMOS器件的栅极的偏置电压，以补偿混频器的差分输出的不平衡 这可能是由混频器的两个或更多个CMOS器件之间的失配引起的或由于其他原因引起的，以便增加混频器的二阶截取点。
-
公开(公告)号：US20090202022A1
公开(公告)日：2009-08-13
申请号：US12028623
申请日：2008-02-08
申请人： Daniel L. Kaczman , Manish N. Shah
发明人： Daniel L. Kaczman , Manish N. Shah
IPC分类号： H04L25/06
CPC分类号： H04L27/3863 , H04L27/3872
摘要： A high performance radio frequency receiver includes an isolated transconductance amplifier with large binary and stepped gain control range, controlled impedance, and enhanced blocker immunity, for amplifying and converting a radio frequency signal to multiple electrically isolated currents; a pulse generator for generating in-phase and quadrature pulses; a crossover correction circuit and pulse shaper for controlling a crossover threshold of the pulses and interaction between in-phase and quadrature mixers; and a double balanced mixer for combining the RF signal with the pulses to generate an intermediate frequency or baseband zero intermediate frequency current-mode signal. The intermediate frequency signal and second order harmonics may be filtered with a high frequency low pass filter and a current injected complex direct-coupled filter. IIP2 calibration of the in-phase and quadrature channels may be optimized using the isolated transconductance amplifier.
摘要翻译： 高性能射频接收机包括具有大的二进制和阶梯增益控制范围，受控阻抗和增强的阻塞抗扰度的隔离跨导放大器，用于放大并将射频信号转换成多个电隔离电流; 用于产生同相和正交脉冲的脉冲发生器; 交叉校正电路和脉冲整形器，用于控制脉冲的交叉阈值以及同相和正交混频器之间的相互作用; 以及用于将RF信号与脉冲组合以产生中频或基带零中频频率电流模式信号的双平衡混频器。 中频信号和二次谐波可以用高频低通滤波器和注入电流的复合直流滤波器进行滤波。 可以使用隔离跨导放大器来优化同相和正交通道的IIP2校准。
-
公开(公告)号：US08676145B2
公开(公告)日：2014-03-18
申请号：US13095544
申请日：2011-04-27
摘要： A balanced mixer circuit (300, 400, 500, 600, 700 and 800) in a baseband receiver (202) includes an oscillator circuit (212), a mixer (214 and 215), a digital-to-analog converter (258 and 259) and a digital signal processor (250). The mixer includes CMOS devices (301, 302, 303 and 304). In response to differential outputs from the mixer, the digital signal processor controls the digital-to-analog converter to output bias voltages for the gate of at least one of the CMOS devices of the mixer to compensate for imbalance in the differential output of the mixer that may be caused by mismatch among two or more CMOS devices of the mixer or caused by other reasons, in order to increase second order intercept point of the mixer.
摘要翻译： 基带接收机（202）中的平衡混频器电路（300,400,500,600,700和800）包括振荡器电路（212），混频器（214和215），数模转换器（258和 259）和数字信号处理器（250）。 混频器包括CMOS器件（301,302,303和304）。 响应于来自混频器的差分输出，数字信号处理器控制数模转换器以输出混频器的至少一个CMOS器件的栅极的偏置电压，以补偿混频器的差分输出的不平衡 这可能是由混频器的两个或更多个CMOS器件之间的失配引起的或由于其他原因引起的，以便增加混频器的二阶截取点。
-
公开(公告)号：US08515372B2
公开(公告)日：2013-08-20
申请号：US12079106
申请日：2008-03-24
申请人： Daniel L. Kaczman , Manish N. Shah
发明人： Daniel L. Kaczman , Manish N. Shah
IPC分类号： H04B17/00
摘要： Methods and corresponding systems for receiving a radio frequency signal include a receiver capable of switching operating modes and operable to receive the radio frequency signal in any of the operating modes. A metric monitor is coupled to the receiver and operable to provide a metric. A controller is responsive to the metric and operable to switch the receiver between the operating modes. The operating modes can include a zero intermediate frequency (ZIF) mode and a very low intermediate frequency (VLIF) mode. The metric can include a received signal strength indicator (RSSI) and an adjacent channel indicator. The receiver can be configured to operate in the ZIF mode in response to the RSSI value satisfying a threshold and configured to operate in the VLIF mode in response to the RSSI value failing to satisfy the threshold.
-
公开(公告)号：US08073078B2
公开(公告)日：2011-12-06
申请号：US12028623
申请日：2008-02-08
申请人： Daniel L. Kaczman , Manish N. Shah
发明人： Daniel L. Kaczman , Manish N. Shah
IPC分类号： H03K9/00
CPC分类号： H04L27/3863 , H04L27/3872
摘要： A high performance radio frequency receiver includes an isolated transconductance amplifier with large binary and stepped gain control range, controlled impedance, and enhanced blocker immunity, for amplifying and converting a radio frequency signal to multiple electrically isolated currents; a pulse generator for generating in-phase and quadrature pulses; a crossover correction circuit and pulse shaper for controlling a crossover threshold of the pulses and interaction between in-phase and quadrature mixers; and a double balanced mixer for combining the RF signal with the pulses to generate an intermediate frequency or baseband zero intermediate frequency current-mode signal. The intermediate frequency signal and second order harmonics may be filtered with a high frequency low pass filter and a current injected complex direct-coupled filter. IIP2 calibration of the in-phase and quadrature channels may be optimized using the isolated transconductance amplifier.
摘要翻译： 高性能射频接收机包括具有大的二进制和阶梯增益控制范围，受控阻抗和增强的阻抗免疫的隔离跨导放大器，用于放大和转换射频信号到多个电隔离电流; 用于产生同相和正交脉冲的脉冲发生器; 交叉校正电路和脉冲整形器，用于控制脉冲的交叉阈值以及同相和正交混频器之间的相互作用; 以及用于将RF信号与脉冲组合以产生中频或基带零中频频率电流模式信号的双平衡混频器。 中频信号和二次谐波可以用高频低通滤波器和注入电流的复合直流滤波器进行滤波。 可以使用隔离跨导放大器来优化同相和正交通道的IIP2校准。
-
-
-
-
-
-
-
-
-
搜索结果
14 条记录 (耗时 0.016 秒)
