利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.013 秒)

    Data processing apparatus and method
    1.
    发明申请
    Data processing apparatus and method 有权
    数据处理装置及方法

    公开(公告)号：US20090276171A1

    公开(公告)日：2009-11-05

    申请号：US12320995

    申请日：2009-02-10

    申请人： Yoshihiro Harada ,  Shinji Takao ,  Kiyoshi Kitamura ,  Isao Takata

    发明人： Yoshihiro Harada ,  Shinji Takao ,  Kiyoshi Kitamura ,  Isao Takata

    IPC分类号： G01R21/06

    CPC分类号： G01R31/31721 ,  G01R21/01

    摘要： A data processing apparatus includes a storing unit that stores, for each device, pieces of configuration data defining respective logic circuits that demonstrate different processing performance; a logic circuit configuration unit that configures a combination of the logic circuits onto the devices by reading a piece of the configuration data for each device, from among the pieces of the configuration data stored, and inputting the read pieces of the configuration data to the devices, respectively; a measuring unit that measures total power consumption required at execution of the data processing by the devices; and a logic circuit determining unit that determines, from among combinations of the logic circuits configured, a combination in which an actually measured value of total power consumption falls within a predetermined target value and which demonstrates optimum processing performance as the logic circuits to be configured onto the devices at actual execution of the data processing.

    摘要翻译： 一种数据处理装置，包括存储单元，用于为每个设备存储定义显示不同处理性能的相应逻辑电路的配置数据; 逻辑电路配置单元，通过从存储的所述配置数据中读取每个设备的配置数据，并将所述配置数据的读取部分输入到所述设备中，将所述逻辑电路的组合配置到所述设备上 ， 分别; 一个测量单元，用于测量由设备执行数据处理所需的总功耗; 以及逻辑电路确定单元，其从配置的逻辑电路的组合中确定总功耗的实际测量值落在预定目标值内并且证明作为要配置到的逻辑电路的最佳处理性能的组合 该设备在实际执行数据处理。

    Enzymatic active substance immobilized in a polysaccharide gel matrix
    2.
    发明授权
    Enzymatic active substance immobilized in a polysaccharide gel matrix 失效
    固定在多糖凝胶基质中的酶活性物质

    公开(公告)号：US4433054A

    公开(公告)日：1984-02-21

    申请号：US323288

    申请日：1981-11-20

    申请人： Ichiro Chibata ,  Tetsuya Tosa ,  Isao Takata

    发明人： Ichiro Chibata ,  Tetsuya Tosa ,  Isao Takata

    IPC分类号： C12N11/04 ,  C12N11/10 ,  C12N11/12

    CPC分类号： C12N11/10 ,  C12N11/04

    摘要： An immobilized enzymatic active substance having an improved stability of enzymatic activity is prepared which comprises an enzymatic active substance such as microbial cells entrapped within a gel matrix of an unsubstituted amino, monoalkylamino or dialkylamino group-introduced polysaccharide having not less than 10 w/w % of sulfate moiety in the molecule thereof such as carrageenan. The immobilized enzymatic active substance is prepared by admixing the enzymatic active substance and an aqueous solution of the polysaccharide and then allowing to form a gel of the polysaccharide.

    摘要翻译： 制备具有改善的酶活性稳定性的固定化的酶活性物质，其包含酶活性物质，例如包含在不小于10w / w％的未取代氨基，单烷基氨基或二烷基氨基引入的多糖的凝胶基质内的微生物细胞， 的分子中的硫酸盐部分，例如角叉菜聚糖。 通过混合酶活性物质和多糖的水溶液，然后形成多糖的凝胶来制备固定的酶活性物质。

    Multiplexing method and apparatus suitable for transmission of overhead data arriving from many communication lines
    4.
    发明授权
    Multiplexing method and apparatus suitable for transmission of overhead data arriving from many communication lines 有权
    适用于从许多通信线路到达的开销数据的传输的多路复用方法和装置

    公开(公告)号：US07106761B2

    公开(公告)日：2006-09-12

    申请号：US10075853

    申请日：2002-02-13

    申请人： Kazunari Shiota ,  Hidetoshi Kawamura ,  Seiji Miyahara ,  Isao Takata ,  Kanji Naito

    发明人： Kazunari Shiota ,  Hidetoshi Kawamura ,  Seiji Miyahara ,  Isao Takata ,  Kanji Naito

    IPC分类号： H04J3/02

    CPC分类号： H04J3/062 ,  H04J3/047 ,  H04J3/0685

    摘要： Data arriving from a plurality of channels asynchronously to each other are respectively stored in separate FIFOs (10). A controller (12) monitors the status of the FIFOs (10), retrieves the stored data in a predetermined order, and multiplexes the data, together with timing data indicating the presence or absence of the data, into a serial signal having a frame structure in which time slots are fixedly assigned to the respective channels. On the serial data, the same value appears successively as data, and when the data is valid, the corresponding timing data changes from a 0 to a 1. When the data is invalid, the value of the corresponding timing data does not change.

    摘要翻译： 从多个通道彼此异步到达的数据分别存储在单独的FIFO（10）中。 控制器（12）监视FIFO（10）的状态，以预定顺序检索存储的数据，并将数据与表示数据存在或不存在的定时数据一起复用到具有帧结构的串行信号 其中时隙被固定地分配给相应的信道。 在串行数据上，相同的值作为数据连续出现，当数据有效时，相应的定时数据从0变为1.当数据无效时，对应的定时数据的值不变。

    Data processing apparatus and method
    5.
    发明授权
    Data processing apparatus and method 有权
    数据处理装置及方法

    公开(公告)号：US08095338B2

    公开(公告)日：2012-01-10

    申请号：US12320995

    申请日：2009-02-10

    申请人： Yoshihiro Harada ,  Shinji Takao ,  Kiyoshi Kitamura ,  Isao Takata

    发明人： Yoshihiro Harada ,  Shinji Takao ,  Kiyoshi Kitamura ,  Isao Takata

    IPC分类号： G05B13/00 ,  G06F19/00 ,  G06F17/40

    CPC分类号： G01R31/31721 ,  G01R21/01

    摘要： A data processing apparatus includes a storing unit that stores, for each device, pieces of configuration data defining respective logic circuits that demonstrate different processing performance; a logic circuit configuration unit that configures a combination of the logic circuits onto the devices by reading a piece of the configuration data for each device, from among the pieces of the configuration data stored, and inputting the read pieces of the configuration data to the devices, respectively; a measuring unit that measures total power consumption required at execution of the data processing by the devices; and a logic circuit determining unit that determines, from among combinations of the logic circuits configured, a combination in which an actually measured value of total power consumption falls within a predetermined target value and which demonstrates optimum processing performance as the logic circuits to be configured onto the devices at actual execution of the data processing.

    摘要翻译： 一种数据处理装置，包括存储单元，用于为每个设备存储定义显示不同处理性能的相应逻辑电路的配置数据; 逻辑电路配置单元，通过从存储的所述配置数据中读取每个设备的配置数据，并将所述配置数据的读取部分输入到所述设备中，将所述逻辑电路的组合配置到所述设备上 ， 分别; 一个测量单元，用于测量由设备执行数据处理所需的总功耗; 以及逻辑电路确定单元，其从配置的逻辑电路的组合中确定总功耗的实际测量值落在预定目标值内并且证明作为要配置到的逻辑电路的最佳处理性能的组合 该设备在实际执行数据处理。