-
公开(公告)号：US20130160020A1
公开(公告)日：2013-06-20
申请号：US13328365
申请日：2011-12-16
申请人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
发明人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
IPC分类号： G06F9/50
CPC分类号： G06F9/52 , G06F2209/5014
摘要： Disclosed herein is a generational thread scheduler. One embodiment may be used with processor multithreading logic to execute threads of executable instructions, and a shared resource to be allocated fairly among the threads of executable instructions contending for access to the shared resource. Generational thread scheduling logic may allocate the shared resource efficiently and fairly by granting a first requesting thread access to the shared resource allocating a reservation for the shared resource to each other requesting thread of the executing threads and then blocking the first thread from re-requesting the shared resource until every other thread that has been allocated a reservation, has been granted access to the shared resource. Generation tracking state may be cleared when each requesting thread of the generation that was allocated a reservation has had their request satisfied.
摘要翻译： 这里公开的是一代代线程调度器。 一个实施例可以与处理器多线程逻辑一起使用以执行可执行指令的线程，以及在竞争访问共享资源的可执行指令的线程之间公平分配的共享资源。 生成线程调度逻辑可以通过向共享资源授予对共享资源的预留的第一请求线程访问来对其执行线程的请求线程，然后阻止第一线程重新请求 共享资源，直到已分配了预留的每个其他线程已被授予对共享资源的访问权限。 当分配了预约的生成的每个请求线程已经满足了请求时，可以清除生成跟踪状态。
-
2.发明授权公开(公告)号：US06370625B1
公开(公告)日：2002-04-09
申请号：US09474698
申请日：1999-12-29
IPC分类号： G06F1318
CPC分类号： G06F9/52 , G06F9/3004 , G06F9/30087 , G06F9/3842
摘要： A method of controlling operations by one or more processors includes granting ownership of a memory location having data stored therein to a first processor and performing, in an atomic manner by the first processor, a read operation to load the data from the memory location to a register, a modify operation to modify the data in the register, and a write operation to store the data from the register to the memory location. The method also prevents other operations directed towards the data by a second processor while the read, modify, and write operations are performed by the first processor, and vice versa. Ownership of the memory location is released after performing the read, modify, and write operations so as to allow the first or second processors to perform subsequent atomic operations.
摘要翻译： 一种控制一个或多个处理器的操作的方法包括将具有其中存储的数据的存储器位置的所有权授予第一处理器，并以原子方式由第一处理器执行读取操作，以将数据从存储器位置加载到 注册，修改操作以修改寄存器中的数据，以及写入操作，以将数据从寄存器存储到存储器位置。 当读取，修改和写入操作由第一处理器执行时，该方法还防止由第二处理器指向数据的其他操作，反之亦然。 在执行读取，修改和写入操作之后释放内存位置的所有权，以便允许第一或第二处理器执行后续的原子操作。
-
公开(公告)号：US06170038A
公开(公告)日：2001-01-02
申请号：US09447078
申请日：1999-11-22
IPC分类号： G06F926
CPC分类号： G06F12/0875
摘要： A cache memory is constituted with a data array and control logic. The data array includes a number of data lines, and the control logic operates to store a number of trace segments of instructions in the data lines, including trace segments that span multiple data lines. In one embodiment, each trace segment includes one or more trace segment members having one or more instructions, with each trace segment member occupying one data line, and the data lines of a multi-line trace segment being sequentially associated (logically). Retrieval of the trace segment members of a multi-line trace segment is accomplished by first locating the data line storing the first trace segment member of the trace segment, and then successively locating the remaining data lines storing the remaining trace segment members based on the data lines' logical sequential associations.
摘要翻译： 高速缓冲存储器由数据阵列和控制逻辑构成。 数据阵列包括许多数据线，并且控制逻辑操作以在数据线中存储多条迹线段，包括跨越多个数据线的迹线段。 在一个实施例中，每个跟踪段包括具有一个或多个指令的一个或多个跟踪段成员，每个跟踪段成员占据一个数据线，并且多行跟踪段的数据线被顺序地相关联（逻辑地）。 通过首先定位存储跟踪段的第一跟踪段成员的数据线，然后基于数据连续定位存储剩余跟踪段成员的剩余数据线，来检索多行跟踪段的跟踪段成员 行的逻辑顺序关联。
-
公开(公告)号：US09465670B2
公开(公告)日：2016-10-11
申请号：US13328365
申请日：2011-12-16
申请人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
发明人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
CPC分类号： G06F9/52 , G06F2209/5014
摘要： Disclosed herein is a generational thread scheduler. One embodiment may be used with processor multithreading logic to execute threads of executable instructions, and a shared resource to be allocated fairly among the threads of executable instructions contending for access to the shared resource. Generational thread scheduling logic may allocate the shared resource efficiently and fairly by granting a first requesting thread access to the shared resource allocating a reservation for the shared resource to each other requesting thread of the executing threads and then blocking the first thread from re-requesting the shared resource until every other thread that has been allocated a reservation, has been granted access to the shared resource. Generation tracking state may be cleared when each requesting thread of the generation that was allocated a reservation has had their request satisfied.
摘要翻译： 这里公开的是一代代线程调度器。 一个实施例可以与处理器多线程逻辑一起使用以执行可执行指令的线程，以及在竞争访问共享资源的可执行指令的线程之间公平分配的共享资源。 生成线程调度逻辑可以通过向共享资源授予对共享资源的预留的第一请求线程访问来对其执行线程的请求线程，然后阻止第一线程重新请求 共享资源，直到已分配了预留的每个其他线程已被授予对共享资源的访问权限。 当分配了预约的生成的每个请求线程已经满足了请求时，可以清除生成跟踪状态。
-
5.发明申请METHOD AND APPARATUS FOR ASSIGNING THREAD PRIORITY IN A PROCESSOR OR THE LIKE 有权用于在处理器中等待线程优先级的方法和装置公开(公告)号：US20110113222A1
公开(公告)日：2011-05-12
申请号：US13011711
申请日：2011-01-21
IPC分类号： G06F9/30
CPC分类号： G06F9/4881 , G06F9/3851
摘要： In a multi-threaded processor, thread priority variables are set up in memory. The actual assignment of thread priority is based on the expiration of a thread precedence counter. To further augment, the effectiveness of the thread precedence counters, starting counters are associated with each thread that serve as a multiplier for the value to be used in the thread precedence counter. The value in the starting counters are manipulated so as to prevent one thread from getting undue priority to the resources of the multi-threaded processor.
摘要翻译： 在多线程处理器中，线程优先级变量被设置在内存中。 线程优先级的实际分配基于线程优先级计数器的到期。 为了进一步扩展，线程优先级计数器的有效性，起始计数器与用作在线程优先级计数器中使用的值的乘数的每个线程相关联。 操作起始计数器中的值以防止一个线程对多线程处理器的资源不适当地优先。
-
公开(公告)号：US07085889B2
公开(公告)日：2006-08-01
申请号：US10104815
申请日：2002-03-22
IPC分类号： G06F12/00
CPC分类号： G06F12/0842
摘要： A context identifier is used in a cache memory apparatus. The context identifier may be written into the tag of a cache line or may be written as an addition to the tag of a cache line, during cache write operation. During a cache read operation, the context identifier of as issued instruction may be compared with the context identifier in the cache line's tag. The cache line's data block may be transferred if the context identifiers and the tags match.
-
7.发明授权公开(公告)号：US06735688B1
公开(公告)日：2004-05-11
申请号：US09503853
申请日：2000-02-14
IPC分类号： G06F900
CPC分类号： G06F9/3865 , G06F9/3824 , G06F9/3838 , G06F9/3842 , G06F9/3851 , G06F9/3863 , G06F9/3869
摘要： According to one aspect of the invention, a microprocessor is provided that includes an execution core, a first replay mechanism and a second replay mechanism. The execution core performs data speculation in executing a first instruction. The first replay mechanism is used to replay the first instruction via a first replay path if an error of a first type is detected which indicates that the data speculation is erroneous. The second replay mechanism is used to replay the first instruction via a second replay path if an error of a second type is detected which indicates that the data speculation is erroneous.
摘要翻译： 根据本发明的一个方面，提供一种包括执行核心，第一重放机制和第二重放机构的微处理器。 执行核心在执行第一条指令时执行数据推测。 如果检测到第一类型的错误，指示数据猜测是错误的，则第一重放机制用于经由第一重放路径重放第一指令。 如果检测到第二类型的错误，指示数据猜测是错误的，则第二重播机制用于经由第二重放路径重播第一指令。
-
8.发明授权Processor having execution core sections operating at different clock rates 失效具有执行核心部分以不同时钟速率工作的处理器公开(公告)号：US06216234B1
公开(公告)日：2001-04-10
申请号：US09092353
申请日：1998-06-05
IPC分类号： G06F104
CPC分类号： G06F9/3842 , G06F1/08 , G06F9/30145 , G06F9/383 , G06F9/3836 , G06F9/384 , G06F9/3863 , G06F9/3869 , G06F15/7832
摘要： A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.
摘要翻译： 一种处理器，包括以第一时钟频率执行执行操作的第一执行核心部分和第二执行核心部分，其被计时以在与第一时钟频率不同的第二时钟频率执行执行操作。 第二个执行核心部分运行速度更快，包括数据高速缓存和关键的ALU功能，而第一个执行核心部分包括延迟容忍功能，如指令提取和解码单元以及非关键ALU功能。 处理器还可以包括可能仍然比第一执行核心部分慢的I / O环。 可选地，第一执行核心部分可以包括其时钟速率在第一执行核心部分和第二执行核心部分之间的第三执行核心部分。 可以在各部分之间使用时钟乘法器/分频器，以从单个源（例如I / O时钟）导出其时钟。
-
公开(公告)号：US5828868A
公开(公告)日：1998-10-27
申请号：US746606
申请日：1996-11-13
CPC分类号： G06F9/3842 , G06F1/08 , G06F15/7832 , G06F9/30145 , G06F9/383 , G06F9/3836 , G06F9/384 , G06F9/3863 , G06F9/3869
摘要： A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.
-
公开(公告)号：USRE44494E1
公开(公告)日：2013-09-10
申请号：US10996328
申请日：2004-11-24
CPC分类号： G06F1/02 , G06F1/06 , G06F1/08 , G06F9/30145 , G06F9/383 , G06F9/3836 , G06F9/3838 , G06F9/384 , G06F9/3855 , G06F9/3857 , G06F9/3863 , G06F9/3869 , G06F15/7832
摘要： A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.
-
-
-
-
-
-
-
-
-
搜索结果
26 条记录 (耗时 0.019 秒)