中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

16 records (took 0.013 seconds)

    Implementation of control plane protocols and networking stacks in a distributed network device
    4.
    发明授权
    Implementation of control plane protocols and networking stacks in a distributed network device 失效
    在分布式网络设备中实现控制平面协议和网络栈

    公开(公告)号：US07602794B2

    公开(公告)日：2009-10-13

    申请号：US10714412

    申请日：2003-11-13

    Applicant: Ranjeeta Singh ,  Rajeev D. Muralidhar

    Inventor： Ranjeeta Singh ,  Rajeev D. Muralidhar

    IPC: H04L12/28

    CPC classification number: H04L45/00 ,  H04L29/06 ,  H04L45/60 ,  H04L69/32

    Abstract: A network device, such as a router or switch, uses multiple forwarding and control processors that operate different protocols or operating systems to route a packet in a computer network. A support stack module determines which processor a packet is routed to and converts the packet format, if necessary, for compatibility with the processor. When a packet is directed to a control processor, its associated support stack module simulates the forwarding plane interfaces. After processing the packet is routed onto the network.

    Abstract translation: 诸如路由器或交换机之类的网络设备使用多个转发和控制处理器来操作不同的协议或操作系统以在计算机网络中路由分组。 如果需要，支持栈模块确定分组被路由到哪个处理器并转换分组格式，以便与处理器兼容。 当数据包被引导到控制处理器时，其关联的支持栈模块模拟转发平面接口。 处理后，数据包被路由到网络上。

    HARDWARE APPARATUSES AND METHODS TO PERFORM TRANSACTIONAL POWER MANAGEMENT
    8.
    发明申请
    HARDWARE APPARATUSES AND METHODS TO PERFORM TRANSACTIONAL POWER MANAGEMENT 有权
    硬件设备及其实施电力管理的方法

    公开(公告)号：US20160378160A1

    公开(公告)日：2016-12-29

    申请号：US14752896

    申请日：2015-06-27

    Applicant: Rajeev D. Muralidhar ,  Harinarayanan Seshadri ,  Nivedha Krishnakumar ,  Youvedeep Singh ,  Suketu R. Partiwala

    Inventor： Rajeev D. Muralidhar ,  Harinarayanan Seshadri ,  Nivedha Krishnakumar ,  Youvedeep Singh ,  Suketu R. Partiwala

    IPC: G06F1/32 ,  G06F9/30

    CPC classification number: G06F1/3206 ,  G06F1/3203 ,  G06F1/3287 ,  G06F9/30083 ,  G06F9/52 ,  Y02D10/171

    Abstract: Methods and apparatuses relating to transactional power management are described. In one embodiment, a hardware apparatus includes a hardware processor having a core, a plurality of power domains to transition to one of a plurality of power states in response to a power management command for each power domain, and a power transaction unit to assign a first power management command as a first power transaction and a second power management command as a second power transaction for concurrent execution, perform a commit of the first power transaction and the second power transaction when there is no conflict between the first power transaction and the second power transaction, and perform an abort of the first power transaction and a commit of the second power transaction when there is a conflict between the first power transaction and the second power transaction.

    Abstract translation: 描述与事务功率管理有关的方法和装置。 在一个实施例中，硬件设备包括具有核心的硬件处理器，响应于每个功率域的功率管理命令而转换到多个功率状态之一的多个功率域，以及电力交易单元， 作为第一电力交易的第一电力管理命令和作为用于并发执行的第二电力交易的第二电力管理命令，当所述第一电力交易和所述第二电力交易之间没有冲突时，执行所述第一电力交易和所述第二电力交易的提交 电力交易，并且当第一电力交易和第二电力交易之间存在冲突时，执行第一电力交易的中止和第二电力交易的提交。

    CONSERVING POWER IN A MULTI-NODE ENVIRONMENT
    10.
    发明申请
    CONSERVING POWER IN A MULTI-NODE ENVIRONMENT 审中-公开
    在多节点环境中保存电力

    公开(公告)号：US20090080442A1

    公开(公告)日：2009-03-26

    申请号：US12239487

    申请日：2008-09-26

    Applicant: Ananth S. Narayan ,  Rajeev D. Muralidhar

    Inventor： Ananth S. Narayan ,  Rajeev D. Muralidhar

    IPC: H04L12/28

    CPC classification number: H04L12/12 ,  H04L12/40039 ,  H04L12/403 ,  Y02D50/20 ,  Y02D50/40

    Abstract: A coordinated mechanism to conserve power in a multi-node environment is disclosed. A multi-node environment may comprise multiple individual computer systems coupled by a network or, a shared memory architecture multiprocessors, or many-core computers. The power management features of the processor, platform elements, and the devices may be used to conserve power in a multi-node environment. A master node may determine the task and slave nodes required to perform the task and may wake-up the slave nodes required to perform the task while causing the other slave nodes to enter or continue in the sleep-state. The slave nodes, which are woken in-turn may determine the components of the slave nodes required for performing the assigned task and may cause other components to enter a sleep-state.

    Abstract translation: 公开了一种在多节点环境中节省功率的协调机制。 多节点环境可以包括由网络或共享存储器架构多处理器或多核计算机耦合的多个单独的计算机系统。 处理器，平台元件和设备的电源管理功能可用于节省多节点环境中的功率。 主节点可以确定执行任务所需的任务和从节点，并且可以唤醒执行任务所需的从节点，同时使其他从节点进入或继续处于睡眠状态。 随后唤醒的从节点可以确定执行分配的任务所需的从节点的组件，并且可能导致其他组件进入睡眠状态。

Patent Agency Ranking