公开(公告)号：US10917362B1

公开(公告)日：2021-02-09

申请号：US16009141

申请日：2018-06-14

Applicant: Amazon Technologies, Inc.

Inventor： Tzachi Zidenberg ,  Barak Wasserstrom ,  Guy Zalik

IPC: H04L12/947 ,  H04L12/935

Abstract: Disclosed is a network device, comprising a first network interface port, a second network interface port, and a processor coupled to the first network interface port and the second network interface port. The processor can be configured to operate in a first switching mode to receive network control packets via the first network interface port and transmit the received network control packets via the second network interface port. The processor can also be configured operate in a second communications mode to receive and transmit network communication packets using the first network interface independently of the operation in the first switching mode.

公开(公告)号：US10003554B1

公开(公告)日：2018-06-19

申请号：US14979319

申请日：2015-12-22

Applicant: Amazon Technologies, Inc.

Inventor： Tzachi Zidenberg ,  Barak Wasserstrom ,  Guy Zalik

IPC: H04L12/947 ,  H04L12/935

CPC classification number: H04L49/25 ,  H04L49/30

Abstract: Disclosed is a network device, comprising a first network interface port, a second network interface port, and a processor coupled to the first network interface port and the second network interface port. The processor can be configured to operate in a first switching mode to receive network control packets via the first network interface port and transmit the received network control packets via the second network interface port. The processor can also be configured operate in a second communications mode to receive and transmit network communication packets using the first network interface independently of the operation in the first switching mode.

公开(公告)号：US11126474B1

公开(公告)日：2021-09-21

申请号：US15622490

申请日：2017-06-14

Applicant: Amazon Technologies, Inc.

Inventor： Tzachi Zidenberg ,  Adi Habusha ,  Zeev Zilberman

IPC: G06F9/52 ,  G06F9/455 ,  G06F9/48 ,  G06F9/50

Abstract: Techniques for reducing the probability of spinlock and/or reducing the time that a virtual central processing unit (CPU) may hold a lock are provided. In one embodiment, a computer-implemented method includes determining that an executing virtual CPU is holding a lock for exclusive use of a resource, and scheduling the executing virtual CPU to run for up to a specified time period before de-scheduling the executing virtual CPU. In one embodiment, the executing virtual CPU holding the lock writes a value to a register to indicate that the executing virtual CPU is holding the lock.

公开(公告)号：US11042494B1

公开(公告)日：2021-06-22

申请号：US16014833

申请日：2018-06-21

Applicant: Amazon Technologies, inc.

Inventor： Ali Ghassan Saidi ,  Adi Habusha ,  Itai Avron ,  Tzachi Zidenberg ,  Ofer Naaman

IPC: G06F9/455 ,  G06F13/24 ,  G06F11/07

Abstract: An interposer circuit is used between an interrupt controller and a processor core to facilitate direct injection of a virtual interrupt into a guest executing on the processor core, even though the interrupt controller does not support the direct injection. The interposer circuit can convert a command received from the interrupt controller for a physical interrupt into another command for a virtual interrupt to make the processor core believe that the processor core has received a virtual interrupt even though the interrupt controller is not able to provide the virtual interrupt. The virtual interrupt can be directly injected into the processor core without the intervention of a hypervisor executing on the processor core.

公开(公告)号：US11809349B1

公开(公告)日：2023-11-07

申请号：US17304240

申请日：2021-06-16

Applicant: Amazon Technologies, Inc.

Inventor： Ali Ghassan Saidi ,  Adi Habusha ,  Itai Avron ,  Tzachi Zidenberg ,  Ofer Naaman

IPC: G06F13/24 ,  G06F11/07 ,  G06F9/455

CPC classification number: G06F13/24 ,  G06F9/45558 ,  G06F11/0712 ,  G06F2009/45579 ,  G06F2201/815 ,  G06F2213/24

Abstract: An interposer circuit is used between an interrupt controller and a processor core to facilitate direct injection of a virtual interrupt into a guest executing on the processor core, even though the interrupt controller does not support the direct injection. The interposer circuit can convert a command received from the interrupt controller for a physical interrupt into another command for a virtual interrupt to make the processor core believe that the processor core has received a virtual interrupt even though the interrupt controller is not able to provide the virtual interrupt. The virtual interrupt can be directly injected into the processor core without the intervention of a hypervisor executing on the processor core.

公开(公告)号：US11620233B1

公开(公告)日：2023-04-04

申请号：US16588898

申请日：2019-09-30

Applicant: Amazon Technologies, Inc.

Inventor： Adi Habusha ,  Ali Ghassan Saidi ,  Tzachi Zidenberg

IPC: G06F12/00 ,  G06F12/1009 ,  G06F12/1027 ,  G06F12/0891 ,  G06F3/06 ,  G06F9/30

Abstract: An integrated circuit for offloading a page migration operation from a host processor is provided. The integrated circuit is configured to: receive, from the host processor, a request to perform the page migration operation from a first physical address to a second physical address; and based on the request, perform the page migration operation. The page migration operation comprises: performing a copy operation of data from the first physical address to the second physical address, and updating a page table entry based on the second physical address, to enable the host processor to access the data from the second physical address based on the updated page table entry.

公开(公告)号：US11307882B1

公开(公告)日：2022-04-19

申请号：US16584765

申请日：2019-09-26

Applicant: Amazon Technologies, Inc.

Inventor： Tzachi Zidenberg ,  Ali Ghassan Saidi ,  Leonid Koilis ,  Noam Bashari

IPC: G06F17/40 ,  G06F9/455

Abstract: Techniques for obtaining the performance of an integrated circuit design are disclosed. One such technique may retrieve, from a data store, a set of snapshots of a virtual machine of a host system taken during execution of a performance test. For each snapshot in the set of snapshots, the snapshot can be loaded onto a virtual machine running on an emulator that is emulating the integrated circuit design. The virtual machine can be executed for a reduced runtime, and the performances measured during execution of the snapshots can be used to derive the performance of the integrated circuit design.