SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND RESIST PATTERN FORMING METHOD
    1.
    发明申请
    SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND RESIST PATTERN FORMING METHOD 有权
    半导体器件制造方法和电阻形成方法

    公开(公告)号:US20150301454A1

    公开(公告)日:2015-10-22

    申请号:US14681350

    申请日:2015-04-08

    IPC分类号: G03F7/20 H01L27/146

    摘要: A method for manufacturing a semiconductor device comprising, forming a first photoresist pattern by exposing and then developing a first photoresist film formed on a substrate, irradiating the first photoresist pattern with UV light to cure its surface, forming a second photoresist film so as to cover the substrate and the first photoresist pattern, forming a second photoresist pattern and performing ion implantation in the substrate using the second photoresist pattern. The second photoresist pattern is not subjected to UV irradiation after the second photoresist film has been developed and before the ion implantation is performed, or is irradiated with the UV light, after the second photoresist film has been developed and before the ion implantation is performed, under a reduced condition relative to that for the first photoresist pattern.

    摘要翻译: 一种半导体器件的制造方法,其特征在于,包括:通过使形成在基板上的第一光致抗蚀剂膜曝光然后显影而形成第一光致抗蚀剂图案,用紫外光照射第一光致抗蚀剂图案以固化其表面,形成第二光致抗蚀剂膜以覆盖 所述基板和所述第一光致抗蚀剂图案形成第二光致抗蚀剂图案,并使用所述第二光致抗蚀剂图案在所述基板中进行离子注入。 第二光致抗蚀剂图案在第二光致抗蚀剂膜已经被显影之后并且在进行离子注入之前或在被UV照射之后不经受UV照射,在第二光致抗蚀剂膜已被显影之后并且在离子注入之前, 在相对于第一光致抗蚀剂图案的条件下降低。

    PHOTOMASK AND SEMICONDUCTOR APPARATUS MANUFACTURING METHOD
    2.
    发明申请
    PHOTOMASK AND SEMICONDUCTOR APPARATUS MANUFACTURING METHOD 有权
    光电和半导体器件制造方法

    公开(公告)号:US20130224637A1

    公开(公告)日:2013-08-29

    申请号:US13770012

    申请日:2013-02-19

    IPC分类号: G03F1/00 G03F7/20

    摘要: A photomask for exposing a region on a substrate, with a mask pattern, including a first line pattern, a second line pattern, a first connection pattern for a peripheral portion of the region and a second connection pattern for the peripheral portion, wherein the first connection pattern is wider than the first line pattern and the second connection pattern is wider than the second line pattern, a distance from a virtual line between the first line pattern and the second line pattern to a center line of the first connection pattern is larger than a distance from the virtual line to a center line of the first line pattern and a distance from the virtual line to a center line of the second connection pattern is larger than a distance from the virtual line to a center line of the second line pattern.

    摘要翻译: 一种光掩模,用于将具有掩模图案的掩模图案暴露在基板上,该掩模图案包括第一线图案,第二线图案,用于该区域的周边部分的第一连接图案和用于周边部分的第二连接图案,其中第一 连接图案比第一线图案宽,第二连接图案宽于第二线图案,从第一线图案和第二线图案之间的假想线到第一连接图案的中心线的距离大于 从虚拟线到第一线图案的中心线的距离以及从虚拟线到第二连接图案的中心线的距离大于从虚线到第二线图案的中心线的距离。

    Photomask and semiconductor apparatus manufacturing method
    4.
    发明授权
    Photomask and semiconductor apparatus manufacturing method 有权
    光掩模和半导体器件制造方法

    公开(公告)号:US08852830B2

    公开(公告)日:2014-10-07

    申请号:US13770012

    申请日:2013-02-19

    IPC分类号: G03F1/50 G03F7/20 G03F1/00

    摘要: A photomask for exposing a region on a substrate, with a mask pattern, including a first line pattern, a second line pattern, a first connection pattern for a peripheral portion of the region and a second connection pattern for the peripheral portion, wherein the first connection pattern is wider than the first line pattern and the second connection pattern is wider than the second line pattern, a distance from a virtual line between the first line pattern and the second line pattern to a center line of the first connection pattern is larger than a distance from the virtual line to a center line of the first line pattern and a distance from the virtual line to a center line of the second connection pattern is larger than a distance from the virtual line to a center line of the second line pattern.

    摘要翻译: 一种光掩模,用于将具有掩模图案的掩模图案暴露在基板上,该掩模图案包括第一线图案,第二线图案,用于该区域的周边部分的第一连接图案和用于周边部分的第二连接图案,其中第一 连接图案比第一线图案宽,第二连接图案宽于第二线图案,从第一线图案和第二线图案之间的假想线到第一连接图案的中心线的距离大于 从虚拟线到第一线图案的中心线的距离以及从虚拟线到第二连接图案的中心线的距离大于从虚线到第二线图案的中心线的距离。

    PLANARIZATION METHOD
    7.
    发明申请
    PLANARIZATION METHOD 审中-公开
    平面方法

    公开(公告)号:US20140349440A1

    公开(公告)日:2014-11-27

    申请号:US14277225

    申请日:2014-05-14

    发明人: Atsushi Kanome

    IPC分类号: H01L27/146

    CPC分类号: H01L27/14683

    摘要: A method of planarizing a member is provided. The method includes forming the member and polishing a top face of the member. The forming the member includes forming a resist layer which varies in thickness and performing an etch-back process. The etch-back process removes the resist layer and adjusts amounts to be removed by the polishing from respective locations of the member.

    摘要翻译: 提供了一种平面化构件的方法。 该方法包括形成构件并抛光构件的顶面。 形成该构件包括形成厚度变化并执行回蚀工艺的抗蚀剂层。 回蚀处理去除抗蚀剂层并且调整通过抛光从成员的各个位置去除的量。

    Semiconductor device manufacturing method and resist pattern forming method
    10.
    发明授权
    Semiconductor device manufacturing method and resist pattern forming method 有权
    半导体器件制造方法和抗蚀剂图案形成方法

    公开(公告)号:US09437637B2

    公开(公告)日:2016-09-06

    申请号:US14681350

    申请日:2015-04-08

    摘要: A method for manufacturing a semiconductor device comprising, forming a first photoresist pattern by exposing and then developing a first photoresist film formed on a substrate, irradiating the first photoresist pattern with UV light to cure its surface, forming a second photoresist film so as to cover the substrate and the first photoresist pattern, forming a second photoresist pattern and performing ion implantation in the substrate using the second photoresist pattern. The second photoresist pattern is not subjected to UV irradiation after the second photoresist film has been developed and before the ion implantation is performed, or is irradiated with the UV light, after the second photoresist film has been developed and before the ion implantation is performed, under a reduced condition relative to that for the first photoresist pattern.

    摘要翻译: 一种半导体器件的制造方法,其特征在于,包括:通过使形成在基板上的第一光致抗蚀剂膜曝光然后显影而形成第一光致抗蚀剂图案,用紫外光照射第一光致抗蚀剂图案以固化其表面,形成第二光致抗蚀剂膜以覆盖 所述基板和所述第一光致抗蚀剂图案形成第二光致抗蚀剂图案,并使用所述第二光致抗蚀剂图案在所述基板中进行离子注入。 第二光致抗蚀剂图案在第二光致抗蚀剂膜已经被显影之后并且在进行离子注入之前或在被UV照射之后不经受UV照射,在第二光致抗蚀剂膜已被显影之后并且在离子注入之前, 在相对于第一光致抗蚀剂图案的条件下降低。