利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

116 条记录 (耗时 0.033 秒)

    Method of forming an interconnect structure including a metallic interfacial layer located at a bottom via portion
    1.
    发明授权
    Method of forming an interconnect structure including a metallic interfacial layer located at a bottom via portion 有权
    形成包括位于底部通孔部分的金属界面层的互连结构的方法

    公开(公告)号：US08288276B2

    公开(公告)日：2012-10-16

    申请号：US12346040

    申请日：2008-12-30

    申请人： Chih-Chao Yang ,  Veeraraghavan S. Basker ,  William Tonti ,  Keith Kwong Hon Wong

    发明人： Chih-Chao Yang ,  Veeraraghavan S. Basker ,  William Tonti ,  Keith Kwong Hon Wong

    IPC分类号： H01L21/44

    CPC分类号： H01L21/76843 ,  H01L21/76814 ,  H01L21/76849 ,  H01L21/7685 ,  H01L21/76886 ,  H01L23/5226 ,  H01L23/53238 ,  H01L2924/0002 ,  H01L2924/00

    摘要： Interconnect structures having improved electromigration resistance are provided that include a metallic interfacial layer (or metal alloy layer) that is present at the bottom of a via opening. The via opening is located within a second dielectric material that is located atop a first dielectric material that includes a first conductive material embedded therein. The metallic interfacial layer (or metal alloy layer) that is present at the bottom of the via opening is located between the underlying first conductive material embedded within the first dielectric and the second conductive material that is embedded within the second dielectric material. Methods of fabricating the improved electromigration resistance interconnect structures are also provided.

    摘要翻译： 提供具有改善的电迁移阻力的互连结构，其包括存在于通孔开口底部的金属界面层（或金属合金层）。 通孔开口位于第二电介质材料内，第二电介质材料位于包括嵌入其中的第一导电材料的第一电介质材料的顶部。 存在于通孔开口底部的金属界面层（或金属合金层）位于埋在第一电介质内的下面的第一导电材料和嵌入在第二电介质材料内的第二导电材料之间。 还提供了制造改进的电迁移电阻互连结构的方法。

    Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof
    4.
    发明申请
    Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof 失效
    具有位于不同高度的端子部分的电可编程熔丝结构及其制造方法

    公开(公告)号：US20070210411A1

    公开(公告)日：2007-09-13

    申请号：US11372334

    申请日：2006-03-09

    申请人： William Hovis ,  Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    发明人： William Hovis ,  Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    IPC分类号： H01L21/82 ,  H01L29/00

    CPC分类号： H01L23/5256 ,  H01L2924/0002 ,  H01L2924/00

    摘要： Electrically programmable fuse structures for an integrated circuit and methods of fabrication thereof are presented, wherein the electrically programmable fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The first terminal portion and the second terminal portion reside at different heights relative to a supporting surface of the fuse structure, and the interconnecting fuse element transitions between the different heights of the first terminal portion and the second terminal portion. The first and second terminal portions are oriented parallel to the supporting surface, while the fuse element includes a portion oriented orthogonal to the supporting surface, and includes at least one right angle bend where transitioning from at least one of the first and second terminal portions to the orthogonal oriented portion of the fuse element.

    摘要翻译： 提出了用于集成电路的电可编程熔丝结构及其制造方法，其中电可编程熔丝具有由熔丝元件互连的第一端子部分和第二端子部分。 第一端子部分和第二端子部分相对于熔丝结构的支撑表面驻留在不同的高度处，并且互连熔丝元件在第一端子部分和第二端子部分的不同高度之间转变。 第一端子部分和第二端子部分平行于支撑表面定向，而熔丝元件包括垂直于支撑表面定向的部分，并且包括至少一个直角弯曲部，其从第一和第二端子部分中的至少一个过渡到 保险丝元件的正交取向部分。

    Programmable anti-fuse structures, methods for fabricating programmable anti-fuse structures, and methods of programming anti-fuse structures
    5.
    发明申请
    Programmable anti-fuse structures, methods for fabricating programmable anti-fuse structures, and methods of programming anti-fuse structures 审中-公开
    可编程反熔丝结构，制造可编程反熔丝结构的方法以及编程反熔丝结构的方法

    公开(公告)号：US20070205485A1

    公开(公告)日：2007-09-06

    申请号：US11366879

    申请日：2006-03-02

    申请人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    发明人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    IPC分类号： H01L29/00

    CPC分类号： H01L27/1203 ,  H01L21/84 ,  H01L23/5252 ,  H01L27/101 ,  H01L2924/0002 ,  H01L2924/00

    摘要： Programmable anti-fuse structures for semiconductor device constructions, fabrication methods for forming anti-fuse structures during semiconductor device fabrication, and programming methods for anti-fuse structures. The programmable anti-fuse structure comprises first and second terminals and an anti-fuse layer electrically coupled with the first and second terminals. An electrically-conductive diffusion layer is disposed between the first terminal and the anti-fuse layer. The diffusion layer inhibits diffusion of conductive material from the first terminal to the anti-fuse layer when the anti-fuse structure is unprogrammed, but permits diffusion of the conductive material when a programming voltage is applied between the first and second terminals during operation. Advantageously, the first terminal may be composed of metal and the anti-fuse layer may be composed of a semiconductor. The methods of fabricating the anti-fuse structure do not require an additional lithographic mask but instead rely on damascene process steps used to fabricate interconnection structures for neighboring active devices.

    摘要翻译： 用于半导体器件结构的可编程抗熔丝结构，在半导体器件制造期间形成抗熔丝结构的制造方法以及用于抗熔丝结构的编程方法。 可编程反熔丝结构包括第一和第二端子以及与第一和第二端子电耦合的抗熔丝层。 导电扩散层设置在第一端子和反熔丝层之间。 当反熔丝结构未编程时，扩散层抑制导电材料从第一端子到抗熔丝层的扩散，但是当在操作期间在第一和第二端子之间施加编程电压时允许导电材料的扩散。 有利地，第一端子可以由金属构成，并且抗熔丝层可以由半导体构成。 制造抗熔丝结构的方法不需要额外的光刻掩模，而是依赖用于制造相邻有源器件的互连结构的镶嵌工艺步骤。

    Storage Elements with Disguised Configurations and Methods of Using the Same
    7.
    发明申请
    Storage Elements with Disguised Configurations and Methods of Using the Same 审中-公开
    具有伪装配置的存储元件及其使用方法

    公开(公告)号：US20080067608A1

    公开(公告)日：2008-03-20

    申请号：US11928663

    申请日：2007-10-30

    申请人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    发明人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    IPC分类号： H01L27/06

    CPC分类号： H01L23/585 ,  H01L23/5256 ,  H01L27/101 ,  H01L2924/0002 ,  H01L2924/3011 ,  H01L2924/00

    摘要： In a first aspect, a first apparatus is provided. The first apparatus is an element of an integrated circuit (IC) having (1) a metal-oxide-semiconductor field-effect transistor (MOSFET) having source/drain diffusion regions; (2) an electrical fuse (eFuse) coupled to the MOSFET such that a portion of the eFuse serves as a gate region of the MOSFET; and (3) an implanted region coupled to the source/drain diffusion regions of the MOSFET such that a path between the source/drain diffusion regions functions as a short circuit or an open circuit. In another aspect, a design structure embodied in a machine readable medium for designing manufacturing, or testing a design is provided. Numerous other aspects are provided.

    摘要翻译： 在第一方面中，提供了一种第一装置。 第一装置是具有（1）具有源极/漏极扩散区域的金属氧化物半导体场效应晶体管（MOSFET）的集成电路（IC）的元件; （2）耦合到所述MOSFET的电熔丝（eFuse），使得所述eFuse的一部分用作所述MOSFET的栅极区域; 和（3）耦合到MOSFET的源极/漏极扩散区域的注入区域，使得源极/漏极扩散区域之间的路径用作短路或开路。 在另一方面，提供了体现在用于设计制造的机器可读介质或测试设计中的设计结构。 提供了许多其他方面。

    CMOS compatible shallow-trench efuse structure and method
    8.
    发明申请
    CMOS compatible shallow-trench efuse structure and method 失效
    CMOS兼容浅沟槽结构和方法

    公开(公告)号：US20070120218A1

    公开(公告)日：2007-05-31

    申请号：US11290890

    申请日：2005-11-30

    申请人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    发明人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    IPC分类号： H01L29/00

    CPC分类号： H01L23/5256 ,  H01L21/268 ,  H01L21/84 ,  H01L27/1203 ,  H01L2924/0002 ,  H01L2924/00

    摘要： A semiconductor structure including at least one e-fuse embedded within a trench that is located in a semiconductor substrate (bulk or semiconductor-on-insulator) is provided. In accordance with the present invention, the e-fuse is in electrical contact with a dopant region that is located within the semiconductor substrate. The present invention also provides a method of fabricating such a semiconductor structure in which the embedded e-fuse is formed substantially at the same time with the trench isolation regions.

    摘要翻译： 提供了包括位于半导体衬底（主体或绝缘体中半导体）的沟槽内的至少一个电子熔丝的半导体结构。 根据本发明，电熔丝与位于半导体衬底内的掺杂区电接触。 本发明还提供一种制造这种半导体结构的方法，其中嵌入式电熔丝基本上与沟槽隔离区域同时形成。

    Electronic fuse with conformal fuse element formed over a freestanding dielectric spacer
    9.
    发明申请
    Electronic fuse with conformal fuse element formed over a freestanding dielectric spacer 失效
    具有保形熔丝元件的电子保险丝，形成在独立电介质垫片上

    公开(公告)号：US20070210890A1

    公开(公告)日：2007-09-13

    申请号：US11372387

    申请日：2006-03-09

    申请人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    发明人： Louis Hsu ,  Jack Mandelman ,  William Tonti ,  Chih-Chao Yang

    IPC分类号： H01H85/04

    CPC分类号： H01L23/5256 ,  H01L2924/0002 ,  Y10T29/49107 ,  H01L2924/00

    摘要： An electronic fuse for an integrated circuit and a method of fabrication thereof are presented. The electronic fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The fuse element has a convex upper surface and a lower surface with a radius of curvature at a smallest surface area of curvature less than or equal to 100 nanometers. Fabricating the electronic fuse includes forming an at least partially freestanding dielectric spacer above a supporting structure, and then conformably forming the fuse element of the fuse over at least a portion of the freestanding dielectric spacer, with the fuse element characterized as noted above. The dielectric spacer may remain in place as a thermally insulating layer underneath the fuse element, or may be removed to form a void underneath the fuse element.

    摘要翻译： 本发明提供一种用于集成电路的电子熔断器及其制造方法。 电子熔断器具有由熔丝元件互连的第一端子部分和第二端子部分。 保险丝元件具有凸起的上表面和具有小于或等于100纳米的曲率的最小表面积的曲率半径的下表面。 制造电子熔断器包括在支撑结构之上形成至少部分独立的介电隔离物，然后在独立电介质隔离物的至少一部分上顺应地形成熔丝的熔丝元件，其中熔丝元件的特征如上所述。 电介质间隔物可以保留在熔丝元件下面的绝热层的适当位置，或者可以被去除以在熔丝元件下面形成空隙。