Design structure with a deep sub-collector, a reach-through structure and trench isolation
    2.
    发明授权
    Design structure with a deep sub-collector, a reach-through structure and trench isolation 有权
    具有深子集电极的设计结构,通孔结构和沟槽隔离

    公开(公告)号:US08015538B2

    公开(公告)日:2011-09-06

    申请号:US11941104

    申请日:2007-11-16

    CPC分类号: H01L29/0821 H01L29/66272

    摘要: The invention relates to noise isolation in semiconductor devices, and a design structure on which a subject circuit resides. A design structure is embodied in a machine readable medium used in a design process. The design structure includes a deep sub-collector located in a first epitaxial layer, and a doped region located in a second epitaxial layer, which is above the first epitaxial layer. The design structure further includes a reach-through structure penetrating from a surface of the device through the first and second epitaxial layers to the deep sub-collector, and a trench isolation structure penetrating from a surface of the device and surrounding the doped region.

    摘要翻译: 本发明涉及半导体器件中的噪声隔离以及被摄体电路所在的设计结构。 设计结构体现在在设计过程中使用的机器可读介质中。 该设计结构包括位于第一外延层中的深子集电极和位于第一外延层之上的第二外延层中的掺杂区域。 该设计结构进一步包括从装置的表面穿过第一外延层和第二外延层到达深亚集电体的通孔结构,以及从该器件的表面穿透且围绕掺杂区域的沟槽隔离结构。

    SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE
    3.
    发明申请
    SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE 有权
    半导体结构及其制造方法

    公开(公告)号:US20080092094A1

    公开(公告)日:2008-04-17

    申请号:US11941104

    申请日:2007-11-16

    IPC分类号: G06F17/50

    CPC分类号: H01L29/0821 H01L29/66272

    摘要: The invention relates to noise isolation in semiconductor devices, and a design structure on which a subject circuit resides. A design structure is embodied in a machine readable medium used in a design process. The design structure includes a deep sub-collector located in a first epitaxial layer, and a doped region located in a second epitaxial layer, which is above the first epitaxial layer. The design structure further includes a reach-through structure penetrating from a surface of the device through the first and second epitaxial layers to the deep sub-collector, and a trench isolation structure penetrating from a surface of the device and surrounding the doped region.

    摘要翻译: 本发明涉及半导体器件中的噪声隔离以及被摄体电路所在的设计结构。 设计结构体现在在设计过程中使用的机器可读介质中。 该设计结构包括位于第一外延层中的深子集电极和位于第一外延层之上的第二外延层中的掺杂区域。 该设计结构进一步包括从装置的表面穿过第一外延层和第二外延层到达深亚集电体的通孔结构,以及从该器件的表面穿透且围绕掺杂区域的沟槽隔离结构。

    Deep trench based far subcollector reachthrough
    4.
    发明授权
    Deep trench based far subcollector reachthrough 失效
    深沟渠远极子集线器达到

    公开(公告)号:US08105924B2

    公开(公告)日:2012-01-31

    申请号:US12691320

    申请日:2010-01-21

    IPC分类号: H01L21/04

    摘要: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.

    摘要翻译: 通过将掺杂剂离子注入到初始半导体衬底的区域中,随后半导体材料的外延生长,形成位于超过常规离子注入范围的深度的远的子集电极或掩埋掺杂半导体层。 通过从沉积在邻接远子集电极的至少一个深沟槽中的掺杂材料层向外扩散掺杂剂形成远子集电极的到达区域。 穿通区域可形成为围绕至少一个深沟槽或仅在至少一个深沟槽的一侧上。 如果至少一个沟槽的内部电连接到通孔区域,则可以在至少一个沟槽内的掺杂填充材料上形成金属接触。 如果不是,则在与接触区域接触的次级通过区域上形成金属接触。

    Deep trench based far subcollector reachthrough
    5.
    发明授权
    Deep trench based far subcollector reachthrough 失效
    深沟渠远极子集线器达到

    公开(公告)号:US07691734B2

    公开(公告)日:2010-04-06

    申请号:US11680637

    申请日:2007-03-01

    IPC分类号: H01L21/04

    摘要: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.

    摘要翻译: 通过将掺杂剂离子注入到初始半导体衬底的区域中,随后半导体材料的外延生长,形成位于超过常规离子注入范围的深度的远的子集电极或掩埋掺杂半导体层。 通过从沉积在邻接远子集电极的至少一个深沟槽中的掺杂材料层向外扩散掺杂剂形成远子集电极的到达区域。 穿通区域可形成为围绕至少一个深沟槽或仅在至少一个深沟槽的一侧上。 如果至少一个沟槽的内部电连接到通孔区域,则可以在至少一个沟槽内的掺杂填充材料上形成金属接触。 如果不是,则在与接触区域接触的次级通过区域上形成金属接触。

    DEEP TRENCH BASED FAR SUBCOLLECTOR REACHTHROUGH
    6.
    发明申请
    DEEP TRENCH BASED FAR SUBCOLLECTOR REACHTHROUGH 失效
    深度基础的FAR SUBCOLLECTOR REACHTHROUGH

    公开(公告)号:US20080211064A1

    公开(公告)日:2008-09-04

    申请号:US11680637

    申请日:2007-03-01

    IPC分类号: H01L29/06 H01L21/425

    摘要: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.

    摘要翻译: 通过将掺杂剂离子注入到初始半导体衬底的区域中,随后半导体材料的外延生长,形成位于超过常规离子注入范围的深度的远的子集电极或掩埋掺杂半导体层。 通过从沉积在邻接远子集电极的至少一个深沟槽中的掺杂材料层向外扩散掺杂剂形成远子集电极的到达区域。 穿通区可以形成在至少一个深沟槽周围,或仅在至少一个深沟槽的一侧上。 如果至少一个沟槽的内部电连接到通孔区域,则可以在至少一个沟槽内的掺杂填充材料上形成金属接触。 如果不是,则在与接触区域接触的次级通过区域上形成金属接触。

    DEEP TRENCH BASED FAR SUBCOLLECTOR REACHTHROUGH
    7.
    发明申请
    DEEP TRENCH BASED FAR SUBCOLLECTOR REACHTHROUGH 失效
    深度基础的FAR SUBCOLLECTOR REACHTHROUGH

    公开(公告)号:US20100117189A1

    公开(公告)日:2010-05-13

    申请号:US12691320

    申请日:2010-01-21

    IPC分类号: H01L29/06 H01L21/761

    摘要: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.

    摘要翻译: 通过将掺杂剂离子注入到初始半导体衬底的区域中,随后半导体材料的外延生长,形成位于超过常规离子注入范围的深度的远的子集电极或掩埋掺杂半导体层。 通过从沉积在邻接远子集电极的至少一个深沟槽中的掺杂材料层向外扩散掺杂剂形成远子集电极的到达区域。 穿通区域可形成为围绕至少一个深沟槽或仅在至少一个深沟槽的一侧上。 如果至少一个沟槽的内部电连接到通孔区域,则可以在至少一个沟槽内的掺杂填充材料上形成金属接触。 如果不是,则在与接触区域接触的次级通过区域上形成金属接触。

    Semiconductor devices
    8.
    发明授权
    Semiconductor devices 有权
    半导体器件

    公开(公告)号:US07755161B2

    公开(公告)日:2010-07-13

    申请号:US12237148

    申请日:2008-09-24

    IPC分类号: H01L29/00

    摘要: A device comprises a first sub-collector formed in an upper portion of a substrate and a lower portion of a first epitaxial layer and a second sub-collector formed in an upper portion of the first epitaxial layer and a lower portion of a second epitaxial layer. The device further comprises a reach-through structure connecting the first and second sub-collectors and an N-well formed in a portion of the second epitaxial layer and in contact with the second sub-collector and the reach-through structure. The device further comprises N+ diffusion regions in contact with the N-well, a P+ diffusion region in contact with the N-well, and shallow trench isolation structures between the N+ and P+ diffusion regions.

    摘要翻译: 一种器件包括形成在衬底的上部中的第一子集电极和形成在第一外延层的上部中的第一外延层和第二子集电极的下部,以及第二外延层的下部 。 该装置还包括连接第一和第二子集电器的连通结构和形成在第二外延层的一部分中并与第二子集电器和达到通孔结构接触的N阱。 该装置还包括与N阱接触的N +扩散区,与N阱接触的P +扩散区,以及N +和P +扩散区之间的浅沟槽隔离结构。

    Semiconductor devices
    9.
    发明授权
    Semiconductor devices 有权
    半导体器件

    公开(公告)号:US07582949B2

    公开(公告)日:2009-09-01

    申请号:US11870567

    申请日:2007-10-11

    IPC分类号: H01L29/00

    摘要: A design structure embodied in a machine readable medium used in a design process. The design structure includes a first sub-collector formed in an upper portion of a substrate and a lower portion of a first epitaxial layer, and a second sub-collector formed in an upper portion of the first epitaxial layer and a lower portion of a second epitaxial layer. The design structure additionally includes a reach-through structure connecting the first and second sub-collectors, and an N-well formed in a portion of the second epitaxial layer and in contact with the second sub-collector and the reach-through structure. Also, the design structure includes N+ diffusion regions in contact with the N-well, a P+ diffusion region within the N-well, and shallow trench isolation structures between the N+ and P+ diffusion regions.

    摘要翻译: 在设计过程中使用的机器可读介质中体现的设计结构。 该设计结构包括形成在衬底的上部和第一外延层的下部的第一子集电极和形成在第一外延层的上部中的第二子集电极, 外延层。 该设计结构还包括连接第一和第二子集电器的通孔结构以及形成在第二外延层的一部分中并与第二子集电极和达到通孔结构接触的N阱。 此外,设计结构包括与N阱接触的N +扩散区域,N阱内的P +扩散区域和N +和P +扩散区域之间的浅沟槽隔离结构。

    Semiconductor devices
    10.
    发明申请
    Semiconductor devices 失效
    半导体器件

    公开(公告)号:US20070287243A1

    公开(公告)日:2007-12-13

    申请号:US11422690

    申请日:2006-06-07

    IPC分类号: H01L21/8238

    摘要: A device comprises a first sub-collector formed in an upper portion of a substrate and a lower portion of a first epitaxial layer and a second sub-collector formed in an upper portion of the first epitaxial layer and a lower portion of a second epitaxial layer. The device further comprises a reach-through structure connecting the first and second sub-collectors and an N-well formed in a portion of the second epitaxial layer and in contact with the second sub-collector and the reach-through structure. The device further comprises N+ diffusion regions in contact with the N-well, a P+ diffusion region in contact with the N-well, and shallow trench isolation structures between the N+ and P+ diffusion regions.

    摘要翻译: 一种器件包括形成在衬底的上部中的第一子集电极和形成在第一外延层的上部中的第一外延层和第二子集电极的下部,以及第二外延层的下部 。 该装置还包括连接第一和第二子集电器的连通结构和形成在第二外延层的一部分中并与第二子集电器和达到通孔结构接触的N阱。 该装置还包括与N阱接触的N +扩散区,与N阱接触的P +扩散区,以及N +和P +扩散区之间的浅沟槽隔离结构。