公开(公告)号：US5351011A

公开(公告)日：1994-09-27

申请号：US152566

申请日：1993-11-12

申请人： Evert Seevinck ,  Jacob H. Bolt

发明人： Evert Seevinck ,  Jacob H. Bolt

IPC分类号： H01L21/8234 ,  H01L27/088 ,  H03F1/32 ,  H03F3/45 ,  H03F1/26

CPC分类号： H03F3/45076 ,  H03F1/3211

摘要： In the case of amplifier circuits realised in modern MOS technology, non-linear distortion occurs as a result of the high field strengths in the channel region due to the small dimensions. This distortion is eliminated and noise is reduced in that the amplifier circuit comprises a first series combination of first and second MOS transistors, and a second series combination identical with the first series combination and forming a long tailed pair circuit with the latter. The long tailed pair circuit includes an additional differential amplifier having its output connected to the gate electrode of a load transistor of the long tailed pair circuit by way of a voltage divider. The transistors in the long tailed pair circuit are mutually identical.

摘要翻译： 在现代MOS技术中实现的放大器电路的情况下，由于尺寸小而导致沟道区域中的高场强的发生导致非线性失真。 这种失真被消除并且降低噪声，因为放大器电路包括第一和第二MOS晶体管的第一串联组合和与第一串联组合相同的第二串联组合，并与后者形成长尾对电路。 长尾对电路包括附加的差分放大器，其输出通过分压器连接到长尾对电路的负载晶体管的栅电极。 长尾对电路中的晶体管是相同的。

公开(公告)号：US5253137A

公开(公告)日：1993-10-12

申请号：US707556

申请日：1991-05-30

申请人： Evert Seevinck

发明人： Evert Seevinck

IPC分类号： G11C7/06 ,  G11C11/419 ,  G11C13/00

CPC分类号： G11C11/419 ,  G11C7/065

摘要： An integrated circuit includes a sense amplifier which has an equalizing effect on voltages on the inputs of the sense amplifier, in particular during readout of the sense amplifier. The sense amplifier includes a parallel connection of a first and second current branch, each current branch including a control transistor, the source of which is connected to a relevant input, and the gate of which is connected to the drain of the control transistor in the other current branch, and a load transistor, whose gate receives a selection signal being connected in each said current branch in series with the control transistor. During readout, the gate of the load transistor is driven so as to make the channel of the load transistor conductive.

摘要翻译： 集成电路包括对感测放大器的输入上的电压具有均衡效应的读出放大器，特别是在读出放大器的读出期间。 感测放大器包括第一和第二电流分支的并联连接，每个电流分支包括控制晶体管，其源极连接到相关输入端，其栅极连接到控制晶体管的漏极 其他电流分支和负载晶体管，其栅极接收与控制晶体管串联连接在每个所述电流分支中的选择信号。 在读出期间，负载晶体管的栅极被驱动以使负载晶体管的沟道导通。

公开(公告)号：US5189321A

公开(公告)日：1993-02-23

申请号：US766890

申请日：1991-09-27

申请人： Evert Seevinck

发明人： Evert Seevinck

IPC分类号： G06G7/184

CPC分类号： G06G7/184

摘要： In a current-mode transconductor-C integrator, the non-linearity of the voltage-to-current conversion of a transconductor is corrected by means of a differentiator which supplies a current (i.sub.d) which is proportional to the derivative of a current (i.sub.f) which in turn is proportional to the transconductor output current (i.sub.out), with respect to the transconductor control (v). An input current (i.sub.in) is divided by the current (i.sub.d) by means of a current divider. The resultant quotient current (i.sub.q) is applied to an integrating capacitor across which a voltage (v) is built up. This voltage is converted into the output current (i.sub.out) by the transconductor. This results in an output current (i.sub.out) which is linearly proportional to the integral of the input current (i.sub.in) without the distortion usually caused by the non-linear voltage-to-current characteristic of the transconductor.

公开(公告)号：US4605892A

公开(公告)日：1986-08-12

申请号：US705763

申请日：1985-02-26

申请人： Evert Seevinck ,  Adrianus J. M. Van Tuijl

发明人： Evert Seevinck ,  Adrianus J. M. Van Tuijl

IPC分类号： G05F3/26 ,  G05F3/22 ,  G05F3/20

CPC分类号： G05F3/227

摘要： A current-source arrangement supplying a current which increases directly proportionally to the supply voltage (V.sub.S) and which is suitable for operation with supply voltages above approximately 0.7 V, comprises a first resistor (R.sub.10 =R) in which a current (V.sub.S -V.sub.BE)/R flows, which current is supplied by a first transistor (T.sub.10) via a first current-mirror circuit (T.sub.11, T.sub.12) and a second current-mirror circuit (T.sub.13, T.sub.14). A second resistor (R.sub.2 =R) is arranged in parallel with the base-emitter junction of the input transistor (T.sub.11) of the first current-mirror circuit (T.sub.11, T.sub.12), through which second resistor (R.sub.2) a current V.sub.BE /R flows which is supplied by the first transistor (T.sub.10) via the collector-base interconnection of the input transistor (T.sub.11). The total current flowing through the first transistor (T.sub.10) is then equal to V.sub.S /R. This current can be taken from the collector terminals (15A, 15B) of the transistors (T.sub.15A, T.sub.15B), whose base-emitter junctions are connected in parallel with the base-emitter junction of the first transistor (T.sub.10).

摘要翻译： 提供电流源装置包括：第一电阻器（R10 = R），其中电流（VS-VBE）与电源电压（VS）直接成比例地增加并且适合于电源电压高于约0.7V的操作 ）/ R流动，该电流由第一晶体管（T10）经由第一电流镜电路（T11，T12）和第二电流镜电路（T13，T14）提供。 第二电阻器（R2 = R）与第一电流镜电路（T11，T12）的输入晶体管（T11）的基极 - 发射极并联排列，第二电阻器（R2）通过电流VBE / R 由第一晶体管（T10）经由输入晶体管（T11）的集电极 - 基极互连提供的流。 流过第一晶体管（T10）的总电流等于VS / R。 该电流可以从其基极 - 发射结与第一晶体管（T10）的基极 - 发射极并联连接的晶体管（T15A，T15B）的集电极端子（15A，15B）获取。

公开(公告)号：US07212034B2

公开(公告)日：2007-05-01

申请号：US10525865

申请日：2003-07-31

申请人： Atul Katoch ,  Evert Seevinck ,  Hendricus Joseph Maria Veendrick

发明人： Atul Katoch ,  Evert Seevinck ,  Hendricus Joseph Maria Veendrick

IPC分类号： H03K19/0175

CPC分类号： H04L25/08 ,  H04L25/026 ,  H04L25/0272 ,  H04L25/0294

摘要： An electronic data processing circuit uses current mode signalling on a communication conductor, wherein a receiver supplies current to the communication conductor to try and keep a voltage on the conductor constant and measures the current that is needed to do so. A transition coding circuit is coupled between a data source circuit and the communication conductor, for driving the communication conductor in a first state in pulses in response to transitions in the logic signal and in a second state outside the pulses. The level that is used for indicating no change is selected so the current that needs to be supplied by the receiver is smaller when no change is signalled than when a change is signalled. Preferably only a nearly zero quiescent current is needed when there is no change.

摘要翻译： 电子数据处理电路在通信导体上使用电流模式信号，其中接收器向通信导体提供电流以尝试并保持导体上的电压恒定并且测量所需的电流。 转换编码电路耦合在数据源电路和通信导体之间，用于响应于逻辑信号中的转换和在脉冲之外的第二状态以脉冲方式驱动通信导体处于第一状态。 选择用于指示没有变化的电平，所以当没有发出变化时，接收器需要提供的电流比发出变化时更小。 当没有变化时，最好只需要几乎零静态电流。

公开(公告)号：US5241504A

公开(公告)日：1993-08-31

申请号：US927781

申请日：1992-08-10

申请人： Evert Seevinck

发明人： Evert Seevinck

IPC分类号： G11C7/06 ,  G11C11/419

CPC分类号： G11C7/062 ,  G11C11/419

摘要： An integrated memory includes a sense amplifier which has a parallel connection of a first and a second current branch, each current branch including channels of a control transistor and a load transistor which are coupled via a junction point, the junction points in each current branch being cross-wise coupled to the gates of the load transistors in the other current branch, and the junction points constituting outputs of the sense amplifier. The control and load transistors are of the same conductivity type, with each load transistor being connected in a source-follower configuration with its associated control transistor. As a result, the control transistors will be operative in the saturation region at all times and can be driven to full output, so that an integrated memory incorporating the invention is faster.

摘要翻译： 集成存储器包括具有第一和第二电流分支的并联连接的读出放大器，每个电流分支包括通过接合点耦合的控制晶体管和负载晶体管的通道，每个电流分支中的连接点为 交叉耦合到另一个电流分支中的负载晶体管的栅极，以及构成读出放大器输出的连接点。 控制和负载晶体管具有相同的导电类型，每个负载晶体管以源跟随器配置与其相关联的控制晶体管连接。 结果，控制晶体管总是在饱和区域中工作，并且可以被驱动到完全输出，使得结合本发明的集成存储器更快。

公开(公告)号：US4980650A

公开(公告)日：1990-12-25

申请号：US392635

申请日：1989-08-11

申请人： Evert Seevinck ,  Remco J. Wiegerink

发明人： Evert Seevinck ,  Remco J. Wiegerink

IPC分类号： G05F3/26 ,  H03F3/18 ,  H03F3/343

CPC分类号： H03F3/343 ,  G05F3/265

摘要： A current amplifier has an input terminal (1) for receiving an input current and an output terminal (2) for supplying an output current. A first transistor (T.sub.1) has a base-emitter junction coupled to the input terminal and a second transistor (T.sub.2) has a collector coupled to the output terminal and an emitter arranged in series with a voltage source (4). The series arrangement of the voltage source and the base-emitter junction of the second transistor is arranged in parallel with the base-emitter junction of the first transistor. The first transistor is of the NPN conductivity type and the second transistor is of the PNP conductivity type. The low internal series resistance of the NPN transistor T.sub.1 develops a relatively small voltage drop so that the attenuated output current (I.sub.out) is a linear function of the input current over a wide range of input currents. This results in a current-sourcing attenuating current mirror having a far better linearity than a current amplifier in which the first and second transistors are both of the PNP conductivity type.

公开(公告)号：US4929911A

公开(公告)日：1990-05-29

申请号：US296462

申请日：1989-05-22

申请人： Thomas J. Davies ,  Evert Seevinck ,  Leonardus C. M. G. Pfennings, deceased ,  Henricus J. Kennen ,  Peter H. Voss ,  Cormac M. O'Connell ,  Cathal G. Phelan ,  Hans Ontrop

发明人： Thomas J. Davies ,  Evert Seevinck ,  Leonardus C. M. G. Pfennings, deceased ,  Henricus J. Kennen ,  Peter H. Voss ,  Cormac M. O'Connell ,  Cathal G. Phelan ,  Hans Ontrop

IPC分类号： H03K19/0185 ,  H03K17/687 ,  H03K19/003

CPC分类号： H03K19/00315

摘要： A push-pull output circuit which is powered by a 5-V supply voltage and in which the "push" part comprises a PMOS transistor and the "pull" comprises a PMOS transistor and an NMOS transistor. The NMOS transistor is driven via a detection circuit so that no hot carrier stress occurs in the NMOS transistor.

公开(公告)号：US4628280A

公开(公告)日：1986-12-09

申请号：US764142

申请日：1985-08-09

申请人： Evert Seevinck ,  Roelof F. Wassenaar

发明人： Evert Seevinck ,  Roelof F. Wassenaar

IPC分类号： H03F3/345 ,  H03F1/02 ,  H03F3/16 ,  H03F3/34 ,  H03F3/347 ,  H03F3/45

CPC分类号： H03F3/45183 ,  H03F1/0261 ,  H03F2203/45364 ,  H03F2203/45466 ,  H03F2203/45674

摘要： An amplifier that supplies a bias current (I.sub.t) which is dependent on an input signal (V.sub.i) to a junction point (2) of the source electrodes of first and second transistors (T.sub.1, T.sub.2). The amplifier comprises a control circuit that limits the bias current so it cannot increase more than is necessary to obtain a high slew rate, thereby minimizing dissipation by the amplifier. This control circuit comprises a third and a fourth transistor (T.sub.3, T.sub.4) arranged in parallel with the first transistor (T.sub.1) and the second transistor (T.sub.2), respectively, and which carry currents (I.sub.3, I.sub.4) which are proportional to the currents (I.sub.1, I.sub.2) in the first and the second transistor. A selection circuit (5) applies the smaller of the two currents (I.sub.3, I.sub.4) in the third and the fourth transistor to an output (8) where this current is compared with a reference current (I.sub.o) from a current source (9). The difference between these currents is applied to a current amplifier ( 10), which supplies an increasing bias current (I.sub.t) until the smaller of the two currents (I.sub.3, I.sub.4) in the third and the fourth transistor equals the reference current.

摘要翻译： 向第一和第二晶体管（T1，T2）的源电极的接合点（2）提供取决于输入信号（Vi）的偏置电流（It）的放大器。 放大器包括限制偏置电流的控制电路，因此不能增加获得高压摆率所必需的电流，从而使放大器的耗散最小化。 该控制电路包括分别与第一晶体管（T1）和第二晶体管（T2）并联布置的第三和第四晶体管（T3，T4），并且它们与电流成比例的载流电流（I3，I4） （I1，I2）在第一和第二晶体管中。 选择电路（5）将第三和第四晶体管中的两个电流（I3，I4）中的较小的一个电路与来自电流源（9）的参考电流（Io）进行比较的输出（8） 。 这些电流之间的差异被施加到电流放大器（10），其提供增加的偏置电流（It），直到第三和第四晶体管中的两个电流（I3，I4）中的较小的一个等于参考电流。

公开(公告)号：US4612513A

公开(公告)日：1986-09-16

申请号：US707288

申请日：1985-03-01

申请人： Evert Seevinck

发明人： Evert Seevinck

IPC分类号： H03F3/45

CPC分类号： H03F3/45085 ,  H03F2203/45392 ,  H03F2203/45454 ,  H03F2203/45604

摘要： A first and a second transistor (T.sub.1, T.sub.2) whose emitters are connected to a common point (4) via first resistors (R.sub.1, R.sub.2), which common point is connected to the positive power-supply terminal via a current source (I.sub.1), form a differential amplifier to which an input signal (V.sub.i) is applied. In order to increase the slew rate the quiescent current through the first and the second transistor (T.sub.1, T.sub.2) is made to increase when the input voltage (V.sub.i) increases. This is achieved by means of a third transistor (T.sub.3) whose emitter is connected to the common point (4). The base of this transistor (T.sub.3) is connected to the tapping of a voltage divider which is arranged between the bases of the first and the second transistor (T.sub.1, T.sub.2) and which comprises second resistors (R.sub.3, R.sub.4). When the input voltage increases the transistor (T.sub.3) drains a continually decreasing portion of the current from the current source (I.sub.1).

摘要翻译： 第一和第二晶体管（T1，T2），其发射体经由第一电阻器（R1，R2）连接到公共点（4），该公共点经由电流源（I1）连接到正电源端子， 形成施加输入信号（Vi）的差分放大器。 为了提高转换速率，当输入电压（Vi）增加时，通过第一和第二晶体管（T1，T2）的静态电流增加。 这通过其发射极连接到公共点（4）的第三晶体管（T3）来实现。 该晶体管（T3）的基极连接到布置在第一和第二晶体管（T1，T2）的基极之间并且包括第二电阻器（R3，R4）的分压器的抽头。 当输入电压增加时，晶体管（T3）从电流源（I1）排出电流的不断减少的部分。