Ferroelectric capacitor hydrogen barriers and methods for fabricating the same
    4.
    发明授权
    Ferroelectric capacitor hydrogen barriers and methods for fabricating the same 有权
    铁电电容器氢屏障及其制造方法

    公开(公告)号:US06982448B2

    公开(公告)日:2006-01-03

    申请号:US10803445

    申请日:2004-03-18

    IPC分类号: H01L29/76 H01L29/94

    CPC分类号: H01L27/11507 H01L28/57

    摘要: Hydrogen barriers and fabrication methods are provided for protecting ferroelectric capacitors (CFE) from hydrogen diffusion in semiconductor devices (102), wherein nitrided aluminum oxide (N—AlOx) is formed over a ferroelectric capacitor (CFE), and one or more silicon nitride layers (112, 117) are formed over the nitrided aluminum oxide (N—AlOx). Hydrogen barriers are also provided in which an aluminum oxide (AlOx, N—AlOx) is formed over the ferroelectric capacitors (CFE), with two or more silicon nitride layers (112, 117) formed over the aluminum oxide (AlOx, N—AlOx), wherein the second silicon nitride layer (112) comprises a low silicon-hydrogen SiN material.

    摘要翻译: 提供了氢屏障和制造方法,用于保护铁电电容器(CFE)在半导体器件(102)中的氢扩散,其中氮化的氧化铝(N-AlO x X)为 形成在铁电电容器(CFE)上,并且在氮化的氧化铝(N-AlO x N)上形成一个或多个氮化硅层(112,117)。 还提供了氢屏障,其中在铁电电容器(C FE)上形成氧化铝(AlO x N,N-AlO x x) ,其上形成有氧化铝(AlO x N,N-AlO x)上的两个或更多个氮化硅层(112,117),其中第二氮化硅层(112 )包括低硅氢SiN材料。

    Ferroelectric capacitor hydrogen barriers and methods for fabricating the same
    5.
    发明授权
    Ferroelectric capacitor hydrogen barriers and methods for fabricating the same 有权
    铁电电容器氢屏障及其制造方法

    公开(公告)号:US07183602B2

    公开(公告)日:2007-02-27

    申请号:US11033224

    申请日:2005-01-11

    IPC分类号: H01L29/76 H01L29/94

    CPC分类号: H01L27/11507 H01L28/57

    摘要: Hydrogen barriers and fabrication methods are provided for protecting ferroelectric capacitors (CFE) from hydrogen diffusion in semiconductor devices (102), wherein nitrided aluminum oxide (N—AlOx) is formed over a ferroelectric capacitor (CFE), and one or more silicon nitride layers (112, 117) are formed over the nitrided aluminum oxide (N—AlOx). Hydrogen barriers are also provided in which an aluminum oxide (AlOx, N—AlOx) is formed over the ferroelectric capacitors (CFE), with two or more silicon nitride layers (112, 117) formed over the aluminum oxide (AlOx, N—AlOx), wherein the second silicon nitride layer (112) comprises a low silicon-hydrogen SiN material.

    摘要翻译: 提供氢屏障和制造方法用于在半导体器件(102)中保护铁电电容器(C LIMIT)免受氢扩散,其中氮化的氧化铝(N-AlOx)形成在铁电电容器(C < 在氮化的氧化铝(N-AlOx)上形成一个或多个氮化硅层(112,117)。 还提供了氢屏障,其中在铁电电容器(CFE)上形成氧化铝(AlOx,N-AlOx),其上形成有两个或更多个氮化硅层(112,117) 氧化铝(AlOx,N-AlOx),其中第二氮化硅层(112)包括低硅氢SiN材料。

    VIA0 etch process for FRAM integration
    6.
    发明授权
    VIA0 etch process for FRAM integration 有权
    用于FRAM集成的VIA0蚀刻工艺

    公开(公告)号:US06841396B2

    公开(公告)日:2005-01-11

    申请号:US10440697

    申请日:2003-05-19

    CPC分类号: H01L27/11502 H01L27/11507

    摘要: A ferroelectric memory device comprises a logic programmable capacitance reference circuit. The circuit is adapted to generate a reference voltage during a sense mode of operation, wherein the reference voltage comprises a value that is a function of one more memory conditions. The memory device further comprises a bit line pair, wherein a first bit line of the bit line pair has a ferroelectric capacitor coupled thereof for sensing thereof, and a second bit line of the bit line pair is coupled to the reference voltage. A sense circuit is coupled to the bit line pair and is configured to detect a data state associated with the ferroelectric capacitor using a voltage associated with the first bit line and reference voltage on the second bit line.

    摘要翻译: 铁电存储器件包括逻辑可编程电容参考电路。 电路适于在感测操作模式期间产生参考电压,其中参考电压包括作为一个以上存储器条件的函数的值。 存储器件还包括位线对,其中位线对的第一位线具有耦合的铁电电容器用于感测位线对,并且位线对的第二位线耦合到参考电压。 感测电路耦合到位线对,并且被配置为使用与第一位线相关联的电压和第二位线上的参考电压来检测与铁电电容器相关联的数据状态。