-
公开(公告)号:US11921628B2
公开(公告)日:2024-03-05
申请号:US17889297
申请日:2022-08-16
Inventor: Junhyeok Jang , Seungkwan Kang , Dongsuk Oh , Myoungsoo Jung
IPC: G06F12/02 , G06F3/06 , G06F12/0831 , G06F12/0882 , G06F12/0891
CPC classification number: G06F12/0246 , G06F3/0611 , G06F3/0631 , G06F3/064 , G06F3/0679 , G06F12/0833 , G06F12/0882 , G06F12/0891 , G06F2212/7202
Abstract: A data storage device includes one or more nonvolatile memory devices each including a plurality of unit storage spaces; and an address recommending circuit configured to recommend a unit storage space among the plurality of unit storage spaces to process a write request, wherein the address recommending circuit applies feature data to a neural network to recommend the unit storage space, and wherein the feature data is generated based on request information for the write request, a target address corresponding to the write request, an address of data stored in the plurality of unit storage spaces.
-
公开(公告)号:US12248814B2
公开(公告)日:2025-03-11
申请号:US18453702
申请日:2023-08-22
Inventor: Myoungsoo Jung , Seungkwan Kang , Donghyun Gouk , Miryeong Kwon , Hyunkyu Choi , Junhyeok Jang
Abstract: Provided is an apparatus for accelerating graph neural network (GNN) pre-processing, the apparatus including a set-partitioning accelerator configured to sort each edge of an original graph stored in a coordinate list (COO) format by a node number, perform radix sorting based on a vertex identification (VID) to generate a COO array of a preset length, and perform uniform random sampling on some nodes of a given node array, a merger configured to merge the COO array of the preset length to generate one sorted COO array, a re-indexer configured to assign new consecutive VIDs respectively to the nodes selected through the uniform random sampling, and a compressed sparse row (CSR) converter configured to the edges sorted by the node number into a CSR format.
-
公开(公告)号:US20220027295A1
公开(公告)日:2022-01-27
申请号:US17382895
申请日:2021-07-22
Inventor: Myoungsoo Jung
Abstract: In a non-volatile memory controlling device, a first doorbell region is exposed to a configuration space of a host interface and updated when the host issues an input/output (I/O) request command to the host memory. A fetch managing module fetches the command from the host memory in response to an event signal generated when the first doorbell region is updated. A data transferring module checks a location of the host memory based on request information included in the command, and performs a transfer of target data for the I/O request between the host memory and the non-volatile memory module. A completion handling module writes a completion request in the host memory and handles an interrupt when the data transferring module completes to process the I/O request. A second doorbell region is exposed to the configuration space and updated when the I/O service is terminated by the host.
-
公开(公告)号:US20230007080A1
公开(公告)日:2023-01-05
申请号:US17561777
申请日:2021-12-24
Inventor: Myoungsoo Jung , Donghyun Gouk , Miryeong Kwon
IPC: H04L67/1097 , H04L69/08 , H04L67/60 , H04L67/568
Abstract: A first IP address is set to the host, and a second IP address is set to the storage card. A storage card includes a storage device and a processor for executing firmware. The host converts a first Ethernet packet including an ISP-related request and destined for the second IP address into an NVMe request according to an NVMe protocol, and transfers the NVMe request to the storage card. The firmware parses the NVMe request to perform the ISP-related request.
-
公开(公告)号:US20250036572A1
公开(公告)日:2025-01-30
申请号:US18511301
申请日:2023-11-16
Inventor: Shinhyun CHOI , Myoungsoo Jung , Hakcheon Jeong , See-On Park , Donghyun Gouk , Seonghyeon Jang
IPC: G06F12/12 , G06F12/0864
Abstract: A method and electronic circuit for memory replacement are provided. The method for memory replacement includes generating an input signal in response to an event for a memory, providing the input signal to a time-varying circuit including a plurality of time-varying devices, generating an output signal by reading a value stored in at least one time-varying device among the plurality of time-varying devices, and determining a storage space for replacement, based on the output signal.
-
公开(公告)号:US12210744B2
公开(公告)日:2025-01-28
申请号:US18090645
申请日:2022-12-29
Inventor: Myoungsoo Jung , Jie Zhang , Hanyeoreum Bae
Abstract: An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.
-
公开(公告)号:US12169636B2
公开(公告)日:2024-12-17
申请号:US18151645
申请日:2023-01-09
Inventor: Myoungsoo Jung , Miryeong Kwon , Donghyun Gouk
IPC: G06F3/06
Abstract: A computational storage supporting graph machine learning acceleration includes a solid state drive (SSD) configured to store a graph data set; and a field-programmable gate array (FPGA) configured to download, to a memory, a graph machine learning model programmed in a form of a data flow graph by a host, wherein a hardware logic built in the FPGA performs access to the SSD through a peripheral component interconnect-express (PCIe) switch.
-
公开(公告)号:US11775452B2
公开(公告)日:2023-10-03
申请号:US17382895
申请日:2021-07-22
Inventor: Myoungsoo Jung
CPC classification number: G06F13/1668 , G06F13/28 , G06F13/4282 , G06F2213/0026
Abstract: In a non-volatile memory controlling device, a first doorbell region is exposed to a configuration space of a host interface and updated when the host issues an input/output (I/O) request command to the host memory. A fetch managing module fetches the command from the host memory in response to an event signal generated when the first doorbell region is updated. A data transferring module checks a location of the host memory based on request information included in the command, and performs a transfer of target data for the I/O request between the host memory and the non-volatile memory module. A completion handling module writes a completion request in the host memory and handles an interrupt when the data transferring module completes to process the I/O request. A second doorbell region is exposed to the configuration space and updated when the I/O service is terminated by the host.
-
公开(公告)号:US11689621B2
公开(公告)日:2023-06-27
申请号:US17561777
申请日:2021-12-24
Inventor: Myoungsoo Jung , Donghyun Gouk , Miryeong Kwon
IPC: H04L67/1097 , H04L69/08 , H04L67/60 , H04L67/568
CPC classification number: H04L67/1097 , H04L67/568 , H04L67/60 , H04L69/08
Abstract: A first IP address is set to the host, and a second IP address is set to the storage card. A storage card includes a storage device and a processor for executing firmware. The host converts a first Ethernet packet including an ISP-related request and destined for the second IP address into an NVMe request according to an NVMe protocol, and transfers the NVMe request to the storage card. The firmware parses the NVMe request to perform the ISP-related request.
-
公开(公告)号:US20220027294A1
公开(公告)日:2022-01-27
申请号:US17382863
申请日:2021-07-22
Inventor: Myoungsoo Jung , Gyuyoung Park
Abstract: In a storage card, a first module exposes a set of registers including a first register to the host through a configuration space of a host interface, and the first register is written when the host submits a command of an I/O request to the host memory. A second module fetches the command from the host memory when the first register is written. A third module detects a location of the host memory based on a host memory address of request information in response to signaling of the second module, and performs a transfer of target data between the host memory and a memory controller. A fourth module writes a completion event to the host memory through the configuration space in response to service completion of the I/O request in the third module, and informs the host about I/O completion by writing an interrupt.
-
-
-
-
-
-
-
-
-