METHODS OF COMPRESSING DATA IN STORAGE DEVICE
    1.
    发明申请
    METHODS OF COMPRESSING DATA IN STORAGE DEVICE 有权
    存储设备中压缩数据的方法

    公开(公告)号:US20120242517A1

    公开(公告)日:2012-09-27

    申请号:US13364787

    申请日:2012-02-02

    IPC分类号: H03M5/00

    CPC分类号: H03M7/40

    摘要: At least one example embodiment discloses a method of compressing data in a storage device. The method includes determining a codeword length of a symbol using a first table indicating a relationship between a number of occurrences of the symbol in received data and the codeword length, determining a codeword having the codeword length for the symbol, and generating compressed data of the received data, the generating including converting the symbol into the codeword.

    摘要翻译: 至少一个示例性实施例公开了一种在存储设备中压缩数据的方法。 该方法包括使用指示接收数据中的符号的出现次数与码字长度之间的关系的第一表来确定符号的码字长度,确定具有用于符号的码字长度的码字,以及生成 接收到的数据,生成包括将符号转换成码字。

    METHOD OF PROGRAMMING A NONVOLATILE MEMORY DEVICE
    2.
    发明申请
    METHOD OF PROGRAMMING A NONVOLATILE MEMORY DEVICE 审中-公开
    编写非易失性存储器件的方法

    公开(公告)号:US20130132644A1

    公开(公告)日:2013-05-23

    申请号:US13615889

    申请日:2012-09-14

    IPC分类号: G06F12/00

    摘要: A method of programming a nonvolatile memory device including a page buffer is provided. The method includes loading first page data and second page data into the page buffer; performing, by the page buffer, a first selective dump operation on the first page data and the second page data to generate first interleaved page data; performing, by the page buffer, a second selective dump operation on the first page data and the second page data to generate second interleaved page data; and programming the first interleaved page data and the second interleaved page data into a multi-level cell block.

    摘要翻译: 提供了一种编程包括页面缓冲器的非易失性存储器件的方法。 该方法包括将第一页数据和第二页数据加载到页缓冲器中; 由所述页缓冲器执行对所述第一页数据和所述第二页数据的第一选择性转储操作,以产生第一交错页数据; 由页缓冲器对第一页数据和第二页数据执行第二选择性转储操作以产生第二交错页数据; 以及将所述第一交织页数据和所述第二交织页数据编程为多级单元块。

    SEMICONDUCTOR STORAGE DEVICE, SYSTEM, AND METHOD
    3.
    发明申请
    SEMICONDUCTOR STORAGE DEVICE, SYSTEM, AND METHOD 有权
    半导体存储器件,系统和方法

    公开(公告)号:US20130103913A1

    公开(公告)日:2013-04-25

    申请号:US13610917

    申请日:2012-09-12

    IPC分类号: G06F13/00

    摘要: A semiconductor storage system includes: a difference determining circuit configured to determine a difference between the number of first state values of sample data written to a memory and the number of first state values of read data read from the memory; and a compensation value determining circuit configured to determine a read voltage level compensation value corresponding to a difference between the number of the first state values of the sample data written to the memory and the number of the first state values of the read data read from the memory.

    摘要翻译: 半导体存储系统包括:差分确定电路,被配置为确定写入存储器的采样数据的第一状态值的​​数量与从存储器读取的读取数据的第一状态值的​​数量之间的差; 以及补偿值确定电路,被配置为确定对应于写入存储器的采样数据的第一状态值的​​数量与从该存储器读取的读取数据的第一状态值的​​数量之间的差对应的读取电压电平补偿值 记忆。

    FLASH MEMORY DEVICE AND METHODS PROGRAMMING/READING FLASH MEMORY DEVICE
    4.
    发明申请
    FLASH MEMORY DEVICE AND METHODS PROGRAMMING/READING FLASH MEMORY DEVICE 有权
    闪速存储器件和方法编程/读取闪存存储器件

    公开(公告)号:US20100195389A1

    公开(公告)日:2010-08-05

    申请号:US12697542

    申请日:2010-02-01

    IPC分类号: G11C16/04

    CPC分类号: G11C16/3418 G11C11/5621

    摘要: Multilevel flash memory and methods of programming/reading flash memory are disclosed. The multilevel flash memory device comprises a status detector configured to detect whether or not a target memory cell is programmed to an erase state, and a control logic unit controlling a program voltage applied to a neighboring memory cell adjacent to the target memory cell and to be programmed to one of a plurality of standard program states, such that the neighboring memory cell is programmed to a corresponding one of a plurality of correction program states different from the one of the plurality of standard program states.

    摘要翻译: 公开了多级闪存和编程/读取闪存的方法。 多级闪速存储装置包括:状态检测器,被配置为检测目标存储单元是否被编程为擦除状态;以及控制逻辑单元,控制施加到与目标存储器单元相邻的相邻存储单元的编程电压,并且为 被编程为多个标准程序状态之一,使得相邻存储器单元被编程为与多个标准程序状态之一不同的多个校正程序状态中的对应的一个。

    FLASH MEMORY PREPROCESSING SYSTEM AND METHOD
    5.
    发明申请
    FLASH MEMORY PREPROCESSING SYSTEM AND METHOD 有权
    闪存存储器预处理系统和方法

    公开(公告)号:US20100332737A1

    公开(公告)日:2010-12-30

    申请号:US12780979

    申请日:2010-05-17

    IPC分类号: G06F12/00 G06F12/02

    摘要: A flash memory preprocessing system comprises at least one flash memory device, a memory controller controlling program and read operations of the at least one flash memory device, and a flash preprocessor receiving program data from an external source, generating preprocessed data by converting the received program data, and outputting the preprocessed data to the memory controller. The memory controller controls the at least one flash memory device to perform a program operation on the at least one flash memory device according to the preprocessed data.

    摘要翻译: 闪存预处理系统包括至少一个闪存器件,存储器控制器控制程序和至少一个闪速存储器件的读取操作,以及从外部源接收程序数据的闪速预处理器,通过转换所接收的程序来产生预处理数据 数据,并将预处理的数据输出到存储器控制器。 所述存储器控制器控制所述至少一个闪速存储器件,以根据所述预处理数据对所述至少一个闪存器件执行编程操作。