-
公开(公告)号：US20070024384A1
公开(公告)日：2007-02-01
申请号：US11395384
申请日：2006-03-31
申请人： Martin Muecke , Joachim Moll , Marcus Mueller
发明人： Martin Muecke , Joachim Moll , Marcus Mueller
IPC分类号： H03B29/00
CPC分类号： H03B29/00
摘要： The invention relates to noise signal generator, comprising a random word generator for generating a sequence of random words, each word representing an input value, a mapping unit for receiving the sequence of random words, mapping each input value to an output value of according to a probability distribution function, and providing a corresponding sequence of output values, and a digital-to-analog converter for generating a noise signal based on the output values.
摘要翻译： 本发明涉及噪声信号发生器，包括：随机字生成器，用于产生随机字序列;每个字表示输入值;映射单元，用于接收随机字序列，将每个输入值映射到根据 概率分布函数，并提供相应的输出值序列;以及数模转换器，用于基于输出值产生噪声信号。
-
公开(公告)号：US07479837B2
公开(公告)日：2009-01-20
申请号：US11395384
申请日：2006-03-31
申请人： Martin Muecke , Joachim Moll , Marcus Mueller
发明人： Martin Muecke , Joachim Moll , Marcus Mueller
CPC分类号： H03B29/00
摘要： A noise signal generator includes a random word generator for generating a sequence of random words, each word representing an input value, a mapping unit for receiving the sequence of random words, mapping each input value to an output value of according to a probability distribution function, and providing a corresponding sequence of output values, and a digital-to-analog converter for generating a noise signal based on the output values.
摘要翻译： 噪声信号发生器包括：随机字生成器，用于产生随机字序列，每个字表示输入值;映射单元，用于接收随机字序列，将每个输入值映射到根据概率分布函数的输出值 并提供相应的输出值序列，以及用于基于输出值产生噪声信号的数模转换器。
-
公开(公告)号：US20060282715A1
公开(公告)日：2006-12-14
申请号：US11396169
申请日：2006-03-31
申请人： Joachim Moll , Martin Muecke
发明人： Joachim Moll , Martin Muecke
IPC分类号： G06F11/00
CPC分类号： G06F1/0328 , G06F1/022 , H03K5/05
摘要： The invention relates to a signal generator for generating a sequence of digital values according to a reference clock signal, comprising at least one input terminal for receiving a an increment signal and an offset signal, a start value circuit adapted for determining a counter start value on the base of the offset signal and the increment signal, a counter being adapted to be set to the start value, and to change the counter position at each cycle of the reference clock signal to a new value according to the increment signal until a defined value is achieved, and an output terminal for outputting the counter values.
摘要翻译： 本发明涉及一种用于根据参考时钟信号生成数字值序列的信号发生器，包括用于接收增量信号和偏移信号的至少一个输入端子，适于确定计数器起始值的起始值电路 偏移信号的基极和增量信号，适于被设置为起始值的计数器，并且根据增量信号将参考时钟信号的每个周期的计数器位置改变为新值，直到定义的值 以及用于输出计数器值的输出端子。
-
公开(公告)号：US20070195877A1
公开(公告)日：2007-08-23
申请号：US11789595
申请日：2007-04-25
申请人： Martin Muecke , Joachim Moll
发明人： Martin Muecke , Joachim Moll
IPC分类号： H03K9/04
CPC分类号： H03K5/05 , G06F1/025 , H03K5/133 , H03K2005/00058
摘要： The present invention relates to a method and a corresponding system for generating a binary pulse stream (37) based on a stable clock (76), said method being characterized by the steps of: reading a sequence of pairs of values representing LOW and HIGH state duration, respectively, of consecutive pulses of said binary pulse stream (37), said pairs of values being related to said stable clock (76), providing for each value an integral multiple part and a fractional part of the cycle time of said stable clock (76), using said integral multiple part for controlling an edge forming unit (40), said edge forming unit (40) contributes said integral multiple part of the duration of the respective state of the respective pulse to said binary pulse stream (37) to be generated, and using said fractional part for controlling a delay modulation unit (42), said delay modulation unit (42) prolongs, according to said fractional part, the duration of the respective state of the respective pulse to said binary pulse stream (37) to be generated.
摘要翻译： 本发明涉及一种用于基于稳定时钟（76）产生二进制脉冲流（37）的方法和相应系统，所述方法的特征在于以下步骤：读取表示LOW和HIGH状态的一对值序列 所述二进制脉冲流（37）的连续脉冲的持续时间，所述对的值与所述稳定时钟（76）相关，为每个值提供所述稳定时钟的周期时间的整数倍部分和小数部分 （76），所述边缘形成单元（40）使用所述积分多个部分来控制边缘形成单元（40），将所述脉冲的相应状态的持续时间的整数倍部分贡献给所述二进制脉冲流（37） 并且使用所述小数部分来控制延迟调制单元（42），所述延迟调制单元（42）根据所述小数部分延长res的相应状态的持续时间 对所述二进制脉冲流（37）产生脉冲。
-
公开(公告)号：US07519489B2
公开(公告)日：2009-04-14
申请号：US11519587
申请日：2006-09-12
申请人： Guenter Tietz , Joachim Moll , Marcus Mueller
发明人： Guenter Tietz , Joachim Moll , Marcus Mueller
IPC分类号： G01R29/26
CPC分类号： H04L1/205
摘要： Determining a jitter property of a signal with a repetitive bit sequence of a plurality of bits includes setting a sample point at a first sampling position relative to a first transition within the bit pattern, assigning a set of digital values to comparison results of the digital signal with a threshold at the set sample point for a plurality of repetitions of the bit sequence, determining a distribution value on the base of the sum of the assigned digital values, shifting the sample point by a time increment, iteratively repeating determining the distribution value until the sample point has reached a second sampling position, determining from the distribution values a distribution function over the sample points, and determining the jitter property by using the distribution function.
摘要翻译： 确定具有多个比特重复比特序列的信号的抖动特性包括：在相对于比特模式中的第一个转换的第一采样位置设置采样点，将一组数字值分配给数字信号的比较结果 在所设置的采样点处具有多个位序列的重复的阈值，基于所分配的数字值的和来确定分布值，将采样点移位时间增量，迭代地重复确定分布值直到 采样点达到第二采样位置，根据分布值确定采样点上的分布函数，并使用分布函数确定抖动特性。
-
公开(公告)号：US20070098126A1
公开(公告)日：2007-05-03
申请号：US11519587
申请日：2006-09-12
申请人： Guenter Tietz , Joachim Moll , Marcus Mueller
发明人： Guenter Tietz , Joachim Moll , Marcus Mueller
IPC分类号： H04L7/00
CPC分类号： H04L1/205
摘要： Determining a jitter property of a signal with a repetitive bit sequence of a plurality of bits includes setting a sample point at a first sampling position relative to a first transition within the bit pattern, assigning a set of digital values to comparison results of the digital signal with a threshold at the set sample point for a plurality of repetitions of the bit sequence, determining a distribution value on the base of the sum of the assigned digital values, shifting the sample point by a time increment, iteratively repeating determining the distribution value until the sample point has reached a second sampling position, determining from the distribution values a distribution function over the sample points, and determining the jitter property by using the distribution function.
摘要翻译： 确定具有多个比特重复比特序列的信号的抖动特性包括：在相对于比特模式中的第一个转换的第一采样位置设置采样点，将一组数字值分配给数字信号的比较结果 在所设置的采样点处具有多个位序列的重复的阈值，基于所分配的数字值的和来确定分布值，将采样点移位时间增量，迭代地重复确定分布值直到 采样点达到第二采样位置，根据分布值确定采样点上的分布函数，并通过使用分布函数确定抖动特性。
-
公开(公告)号：US06977538B2
公开(公告)日：2005-12-20
申请号：US10273950
申请日：2002-10-18
申请人： Joachim Moll
发明人： Joachim Moll
CPC分类号： H03K5/13 , H03H7/30 , H03H11/26 , H03K2005/00097 , H03L7/0812
摘要： A delay unit for providing an output signal delayed by a delay time with respect to a periodic signal received at its input, the delay unit comprises a first delay cell adapted to receive the periodic signal and to provide as output a first delayed signal corresponding to the input periodic signal but delayed by a variable first delay time. A selection unit receives the first delayed signal and a second signal derived from the periodic signal. A control unit controls the selection unit in order to select one of the first delayed signal and the second signal as the output signal of the delay unit, and further controls the first delay time of the first delay cell.
摘要翻译： 延迟单元，用于提供相对于在其输入处接收到的周期信号延迟了延迟时间的输出信号，所述延迟单元包括适于接收所述周期信号的第一延迟单元，并提供与所述周期信号对应的第一延迟信号 输入周期信号，但延迟了可变的第一延迟时间。 选择单元接收第一延迟信号和从周期信号导出的第二信号。 控制单元控制选择单元以选择第一延迟信号和第二信号中的一个作为延迟单元的输出信号，并进一步控制第一延迟单元的第一延迟时间。
-
公开(公告)号：US06177845B1
公开(公告)日：2001-01-23
申请号：US09338153
申请日：1999-06-23
申请人： Joachim Moll
发明人： Joachim Moll
IPC分类号： H03L700
CPC分类号： H03K3/03 , H03B21/025 , H03L7/0995
摘要： A frequency-providing circuit is disclosed for providing an output signal at a frequency fout. The circuit comprises a frequency-generating unit, a frequency-changing circuit, and a synchronizing circuit. The frequency-generating unit receives a frequency-selecting control signal and provides a frequency output at a frequency fosc, whereby the frequency-generating unit is switchable between different frequencies substantially without a settling time. The frequency-changing circuit receives the frequency output and a frequency-changing control signal and derives the output signal therefrom, whereby the frequency fout of the output signal can be changed, with respect to the frequency fosc, in accordance with the setting of the frequency-changing control signal. The synchronizing circuit synchronizes the frequency-selecting control signal and the frequency-changing control signal.
摘要翻译： 公开了提供频率fout的输出信号的频率提供电路。 该电路包括频率发生单元，频率改变电路和同步电路。 频率发生单元接收频率选择控制信号并以频率fosc提供频率输出，由此频率发生单元可在基本上没有建立时间的不同频率之间切换。 变频电路接收频率输出和频率变换控制信号，并从中导出输出信号，由此可以根据频率的设定相对于频率fosc改变输出信号的频率fout 更换控制信号。 同步电路使频率选择控制信号和变频控制信号同步。
-
9.发明授权公开(公告)号：US07495591B2
公开(公告)日：2009-02-24
申请号：US11809298
申请日：2007-05-31
IPC分类号： H03M1/00
CPC分类号： G01R31/31708 , G01R31/316
摘要： Testing a device under test—DUT—includes providing a test signal from the DUT to a test probe, taking from the test signal being present at the test probe analog samples at a first sampling rate, taking from the test signal being present at the test probe digital samples at a second sampling rate, providing a control signal indicative of sampling times of the analog samples, and performing an analysis of the digital samples in conjunction with the control signal.
摘要翻译： 测试被测器件包括从DUT提供测试信号到测试探头，从测试信号以测试信号以第一采样速率从测试探头模拟采样中得到，测试信号取自测试中的测试信号 以第二采样率探测数字采样，提供指示模拟采样的采样时间的控制信号，以及结合控制信号执行数字采样的分析。
-
公开(公告)号：US20060280239A1
公开(公告)日：2006-12-14
申请号：US11440926
申请日：2006-05-25
IPC分类号： H04B17/00
CPC分类号： H04B17/0085 , G01R31/31928
摘要： A signal shaping circuit for shaping a test signal to be provided to a device under test includes a first signal path with a first transmission behavior and adapted to receive an input signal, and at least one second signal path with a second transmission behavior and adapted to receive an input signal, wherein the outputs of the signal paths are connected to a signal combiner adapted to combine the output signals of the signal paths to the test signal as an output signal of the signal shaping circuit.
摘要翻译： 用于对要提供给待测器件的测试信号进行整形的信号整形电路包括具有第一传输行为并适于接收输入信号的第一信号路径以及具有第二传输行为的至少一个第二信号路径，并适于 接收输入信号，其中信号路径的输出连接到适于将信号路径的输出信号与测试信号组合的信号组合器，作为信号整形电路的输出信号。
-
-
-
-
-
-
-
-
-
搜索结果
22 条记录 (耗时 0.018 秒)
