-
公开(公告)号：US20230341506A1
公开(公告)日：2023-10-26
申请号：US17728866
申请日：2022-04-25
Applicant: NXP B.V.
Inventor： Ghiath Al-kadi , Stefan Lemsitzer
CPC classification number: G01S5/145 , G01S5/10 , G01S5/06 , H04W64/006
Abstract: A method, a system, and a device for wireless localization are disclosed. In an embodiment, the method includes performing, by a localization device, Two-Way Ranging (TWR) and Time Difference of Arrival (TDOA) in parallel, where the TWR is performed with a receiving device to determine a distance between the localization device and the receiving device, and the TDOA is performed with anchors to determine a geolocation of the localization device, and determining, using the distance and the geolocation, a position of the localization device relative to the receiving device.
-
公开(公告)号：US11694497B2
公开(公告)日：2023-07-04
申请号：US17538371
申请日：2021-11-30
Applicant: NXP B.V.
Abstract: The method includes one or more turnstiles using a non-secure ranging process to detect a proximity of one or more mobile computing devices carried by respective users. The method also includes one of the turnstiles, on making a proximity determination in respect of a first of said mobile computing devices, commencing a secure authentication process to authenticate a user carrying the first mobile computing device. The method further includes, in response to a determination that the user carrying the first mobile computing device has been authenticated, allowing the user carrying the first mobile computing device to pass through the turnstile.
-
公开(公告)号：US11057010B2
公开(公告)日：2021-07-06
申请号：US16711562
申请日：2019-12-12
Applicant: NXP B.V.
Inventor： Ghiath Al-kadi , Erich Merlin , Ulrich Neffe , Ludovic Oddoart
Abstract: Embodiments of a power amplifier and method of operating a power amplifier are disclosed. In one embodiment, a power amplifier includes a pulse wave modulation (PWM) controller, a first power control stage configured to drive a first output between VDD and VSS in response to a control signal from the PWM controller, a second power control stage configured to drive a second output between VDD and VSS in response to a control signal from the PWM controller, and a mid-voltage control circuit configured to hold the voltage of the first output at a mid-voltage that is between VDD and VSS during an interval between when the first output is driven between VDD and VSS and hold the voltage of the second output at the mid-voltage during an interval between when the first output is driven between VDD and VSS.
-
公开(公告)号：US20190394748A1
公开(公告)日：2019-12-26
申请号：US16433155
申请日：2019-06-06
Applicant: NXP B.V.
Inventor： Ghiath Al-kadi , Michael Schober , Ulrich Andreas Muehlmann , Brima Babatunde Ibrahim
IPC: H04W64/00 , H04W4/80 , H04L1/16 , H04W56/00 , H04W24/10 , H04B17/318 , H04B17/336
Abstract: In accordance with a first aspect of the present disclosure, a method for determining the position of a node in a communication network is conceived, wherein said network comprises said node and a plurality of anchors, the method comprising: the node transmits a poll message to the plurality of anchors; a first anchor of said plurality transmits a response message to the node and to one or more other anchors of said plurality of anchors; a processing unit calculates the position of the node using timing information of the poll message transmission by the node, of the poll message reception by the plurality of anchors, of the response message transmission by the first anchor, and of the response message reception by the node and the other anchor or anchors. In accordance with other aspects of the present disclosure, a corresponding computer program and a corresponding system for determining the position of a node in a communication network is provided.
-
公开(公告)号：US20180269560A1
公开(公告)日：2018-09-20
申请号：US15462757
申请日：2017-03-17
Applicant: NXP B.V.
Inventor： Jingfeng Ding , Ghiath Al-kadi , Erich Merlin
CPC classification number: H01Q1/2216 , G06K7/10237 , G06K19/0727 , H01Q1/243 , H01Q1/50 , H01Q3/26 , H04B5/0031 , H04B5/0037 , H04B5/0075
Abstract: A near field communication (NFC) device capable of operating by being powered by the field includes an NFC module for generating an electromagnetic carrier signal and modulating the carrier signal, and an antenna circuit coupled to and driven by said NFC module with the modulated carrier signal. A differential power combiner circuit is coupled to said NFC module via output terminals of said NFC module. A powered by the field circuit of the NFC device is adapted to harvest energy from an external field to power said NFC device. The power by the field circuit has a first terminal coupled to an output of said differential power combiner circuit via a first impedance block and a second terminal coupled to an input of said antenna circuit via a second impedance block. The NFC device is adapted to be able to operate in a powered by the field card mode.
-
Patent Agency Ranking
公开(公告)号：US09838197B2
公开(公告)日：2017-12-05
申请号：US15094618
申请日：2016-04-08
Applicant: NXP B.V.
Inventor： Juhui Li , Ghiath Al-kadi , Massimo Ciacci
IPC: H04L27/22 , H04L7/033 , H04L27/233 , H04L7/00
CPC classification number: H04L7/033 , H04L1/0079 , H04L7/0016 , H04L27/2331
Abstract: A system and module for, and a method of correcting, memory misalignment in a phase shift keying receiver is disclosed. Embodiments include a system having: an analog front end for receiving a demodulated signal having a preamble portion, and for generating a digital register input signal including a received preamble portion; a finite state machine for selecting a memory address of the demodulated signal based on the received preamble portion; a preamble memory for storing all possible preambles contained within the demodulated signal and for supplying a selected preamble memory output corresponding to the selected memory address; and a memory alignment module configured to compare phase information of symbols of the preamble portion and preamble phase information of symbols of the selected preamble memory output. This system checks that the preamble portion of the register input signal aligns with the selected preamble memory output and makes corrections when necessary.
-
公开(公告)号：US20160301523A1
公开(公告)日：2016-10-13
申请号：US15094618
申请日：2016-04-08
Applicant: NXP B.V.
Inventor： Juhui Li , Ghiath Al-kadi , Massimo Ciacci
CPC classification number: H04L7/033 , H04L1/0079 , H04L7/0016 , H04L27/2331
Abstract: A system and module for, and a method of correcting, memory misalignment in a phase shift keying receiver is disclosed. Embodiments include a system having: an analog front end for receiving a demodulated signal having a preamble portion, and for generating a digital register input signal including a received preamble portion; a finite state machine for selecting a memory address of the demodulated signal based on the received preamble portion; a preamble memory for storing all possible preambles contained within the demodulated signal and for supplying a selected preamble memory output corresponding to the selected memory address; and a memory alignment module configured to compare phase information of symbols of the preamble portion and preamble phase information of symbols of the selected preamble memory output. This system checks that the preamble portion of the register input signal aligns with the selected preamble memory output and makes corrections when necessary.
Abstract translation: 公开了一种用于相移键控接收机中的存储器未对准的系统和模块，以及校正存储器未对准的方法。 实施例包括具有：模拟前端，用于接收具有前同步码部分的解调信号，并用于产生包括接收到的前导码部分的数字寄存器输入信号; 有限状态机，用于基于所接收的前同步码部分选择解调信号的存储器地址; 前导码存储器，用于存储包含在解调信号内的所有可能的前导码，并用于提供对应于所选存储器地址的所选择的前同步码存储器输出; 以及存储器对准模块，被配置为比较所述前导码部分的符号的相位信息和所选择的前导码存储器输出的符号的前导码相位信息。 该系统检查寄存器输入信号的前导码部分与所选择的前同步码存储器输出对齐，并在必要时进行校正。
-
公开(公告)号：US20150318979A1
公开(公告)日：2015-11-05
申请号：US14702645
申请日：2015-05-01
Applicant: NXP B.V.
Inventor： Massimo Ciacci , Ghiath Al-kadi , Remco van de Beek
CPC classification number: H04L7/0276 , H04L7/0012 , H04L7/0332 , H04L7/0334
Abstract: A symbol clock recovery circuit comprising an ADC, a controllable inverter and a timing detector. A timing detector input terminal is configured to receive an ADC output signal from an ADC output terminal; a timing detector output terminal is configured to provide a digital output signal; and a first timing detector feedback terminal is configured to provide a first feedback signal to the inverter control terminal. The timing detector is configured to determine an error signal associated with the received ADC output signal, and set the first feedback signal in accordance with the error signal.
Abstract translation: 一种符号时钟恢复电路，包括ADC，可控逆变器和定时检测器。 定时检测器输入端子被配置为从ADC输出端子接收ADC输出信号; 定时检测器输出端被配置为提供数字输出信号; 并且第一定时检测器反馈端子被配置为向所述逆变器控制端子提供第一反馈信号。 定时检测器被配置为确定与接收的ADC输出信号相关联的误差信号，并且根据误差信号设置第一反馈信号。
-
公开(公告)号：US20150172080A1
公开(公告)日：2015-06-18
申请号：US14133267
申请日：2013-12-18
Applicant: NXP B.V.
Inventor： Remco Cornelis Herman van de Beek , Massimo Ciacci , Ghiath Al-kadi
CPC classification number: H04L25/06 , G06K19/0715 , G06K19/07771 , H03F1/30 , H03F2200/375 , H04L27/06
Abstract: A proximity integrated circuit card bias adjustment. In one example, a decoding circuit, having an decoding range, for translating a data-frame signal having an information portion and a bias portion into an output code; and a bias adjust circuit coupled to receive the output code from the decoding circuit, and adjust the bias portion of the data-frame signal such that the output code is within the decoding range is disclosed. In another example, a method for proximity integrated circuit card bias adjustment, comprising: translating a data-frame signal having an information portion and a bias portion into an output code; and adjusting the bias portion of the data-frame signal such that the output code is within a decoding range is disclosed.
Abstract translation: 近程集成电路卡偏置调整。 在一个示例中，具有用于将具有信息部分和偏置部分的数据帧信号转换成输出代码的解码范围的解码电路; 以及偏置调整电路，其耦合以从解码电路接收输出代码，并且调整数据帧信号的偏置部分，使得输出代码处于解码范围内。 在另一示例中，一种用于近程集成电路卡偏移调整的方法，包括：将具有信息部分和偏置部分的数据帧信号转换为输出代码; 并且公开了数据帧信号的偏置部分，使得输出码在解码范围内。
-
公开(公告)号：US12130373B2
公开(公告)日：2024-10-29
申请号：US17728866
申请日：2022-04-25
Applicant: NXP B.V.
Inventor： Ghiath Al-kadi , Stefan Lemsitzer
CPC classification number: G01S5/145 , G01S5/06 , G01S5/10 , H04W64/006
Abstract: A method, a system, and a device for wireless localization are disclosed. In an embodiment, the method includes performing, by a localization device, Two-Way Ranging (TWR) and Time Difference of Arrival (TDOA) in parallel, where the TWR is performed with a receiving device to determine a distance between the localization device and the receiving device, and the TDOA is performed with anchors to determine a geolocation of the localization device, and determining, using the distance and the geolocation, a position of the localization device relative to the receiving device.
-
-
-
-
-
-
-
-
-
Search Results
61
records
(took 0.014 seconds)
