利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

86 条记录 (耗时 0.021 秒)

    Remapping data with pointer
    1.
    发明申请
    Remapping data with pointer 有权
    用指针重新映射数据

    公开(公告)号：US20120278651A1

    公开(公告)日：2012-11-01

    申请号：US13066976

    申请日：2011-04-28

    申请人： Naveen Muralimanohar ,  Doe Hyun Yoon ,  Jichuan Chang ,  Parthasarathy Ranganathan ,  Norman Paul Jouppi

    发明人： Naveen Muralimanohar ,  Doe Hyun Yoon ,  Jichuan Chang ,  Parthasarathy Ranganathan ,  Norman Paul Jouppi

    IPC分类号： G06F11/20

    CPC分类号： G06F11/20 ,  G11C29/76

    摘要： Embodiments herein relate to a method for remapping data. In an embodiment, it is determined if a first memory block is faulty. A pointer is stored to the first memory block and a pointer flag of the first memory block is set when the first memory block is faulty. Data previously stored at the first memory block is written to a second memory block, where the pointer points to a location of the second memory block.

    摘要翻译： 本文的实施例涉及用于重新映射数据的方法。 在一个实施例中，确定第一存储器块是否有故障。 指针被存储到第一存储器块，并且当第一存储器块发生故障时，设置第一存储器块的指针标志。 先前存储在第一存储器块的数据被写入第二存储器块，其中指针指向第二存储器块的位置。

    Power budget managing method and system
    2.
    发明授权
    Power budget managing method and system 有权
    电力预算管理方法和系统

    公开(公告)号：US08151122B1

    公开(公告)日：2012-04-03

    申请号：US11773759

    申请日：2007-07-05

    申请人： Parthasarathy Ranganathan ,  Nidhi Aggarwal ,  Norman Paul Jouppi

    发明人： Parthasarathy Ranganathan ,  Nidhi Aggarwal ,  Norman Paul Jouppi

    IPC分类号： G06F1/00

    CPC分类号： G06F1/26

    摘要： In a method for managing power budgets among a plurality of electronic components having respective power budgets, at least part of the power budget of an electronic component that has failed is dynamically re-allocated to at least one of the other plurality of electronic components, to thereby increase performance of the plurality of electronic components.

    摘要翻译： 在用于管理具有各自的功率预算的多个电子部件中的功率预算的方法中，已经故障的电子部件的功率预算的至少一部分被动态地重新分配给其他多个电子部件中的至少一个， 从而增加了多个电子部件的性能。

    Heterogeneous processor core systems for improved throughput
    5.
    发明授权
    Heterogeneous processor core systems for improved throughput 有权
    异构处理器核心系统，提高吞吐量

    公开(公告)号：US07996839B2

    公开(公告)日：2011-08-09

    申请号：US10621067

    申请日：2003-07-16

    申请人： Keith Farkas ,  Norman Paul Jouppi ,  Parthasarathy Ranganathan

    发明人： Keith Farkas ,  Norman Paul Jouppi ,  Parthasarathy Ranganathan

    IPC分类号： G06F9/46 ,  G06F15/76 ,  G06F11/30

    CPC分类号： G06F9/5044 ,  G06F9/5088

    摘要： A computer system for maximizing system and individual job throughput includes a number of computer hardware processor cores that differ amongst themselves in at least in their respective resource requirements and processing capabilities. A monitor gathers performance metric information from each of the computer hardware processor cores that are specific to a particular run of application software then executing. Based on these metrics, a workload assignment mechanism assigns jobs to processor cores in order to maximize overall system throughput and the throughput of individual jobs.

    摘要翻译： 用于最大化系统和单个作业吞吐量的计算机系统包括多个计算机硬件处理器核心，其至少在它们各自的资源需求和处理能力中彼此不同。 监视器从特定于特定应用软件运行的每个计算机硬件处理器核心收集性能指标信息，然后执行。 基于这些指标，工作负载分配机制将作业分配给处理器核心，以最大化整体系统吞吐量和单个作业的吞吐量。

    Selective availability in processor systems
    6.
    发明授权
    Selective availability in processor systems 有权
    处理器系统中的选择性可用性

    公开(公告)号：US07941698B1

    公开(公告)日：2011-05-10

    申请号：US12252144

    申请日：2008-10-15

    申请人： Nidhi Aggarwal ,  Norman Paul Jouppi ,  Parthasarathy Ranganathan

    发明人： Nidhi Aggarwal ,  Norman Paul Jouppi ,  Parthasarathy Ranganathan

    IPC分类号： G06F11/00

    CPC分类号： G06F11/1641 ,  G06F11/1471 ,  G06F11/1497 ,  G06F11/1675 ,  G06F11/184 ,  G06F2201/805 ,  G06F2201/81 ,  G06F2201/845

    摘要： Processor operating methods and integrated circuits are described. According to one embodiment, an integrated circuit includes a processor configured to execute a first application and to redundantly execute a second application while executing the first application, the first application being different from the second application. According to another embodiment, a processor operating method includes receiving a request to execute an application using a processor having a plurality of processor cores. The method also includes, in response to the receiving, determining whether the application should be executed redundantly or non-redundantly, non-redundantly executing the application using one processor core of the plurality if the determining comprises determining that the application should be executed non-redundantly, and redundantly executing the application using two or more processor cores of the plurality if the determining comprises determining that the application should be executed redundantly.

    摘要翻译： 描述处理器操作方法和集成电路。 根据一个实施例，集成电路包括被配置为执行第一应用并且在执行第一应用时冗余地执行第二应用的处理器，所述第一应用与第二应用不同。 根据另一个实施例，处理器操作方法包括使用具有多个处理器核的处理器来接收执行应用的请求。 所述方法还包括：响应于所述接收，确定所述应用是否应该被冗余地执行或非冗余地执行，如果所述确定包括确定所述应用应该被执行，则非冗余地执行所述应用的多个处理器核心， 冗余地并冗余地执行应用程序，如果确定包括确定该应用程序应该被冗余执行，则使用多个的两个或多个处理器核心。

    ADAPTIVE MEMORY SYSTEM
    10.
    发明申请
    ADAPTIVE MEMORY SYSTEM 审中-公开
    自适应存储系统

    公开(公告)号：US20120272036A1

    公开(公告)日：2012-10-25

    申请号：US13092912

    申请日：2011-04-23

    申请人： Naveen Muralimanohar ,  Jichuan Chang ,  Parthasarathy Ranganathan ,  Doe Hyun Yoon ,  Norman Paul Jouppi

    发明人： Naveen Muralimanohar ,  Jichuan Chang ,  Parthasarathy Ranganathan ,  Doe Hyun Yoon ,  Norman Paul Jouppi

    IPC分类号： G06F12/06

    CPC分类号： G06F12/0238 ,  G06F12/06 ,  G06F2212/7202 ,  G06F2212/7208 ,  Y02D10/13

    摘要： An adaptive, memory system is provided. The adaptive memory system has a number of physical-memory devices and a memory controller that creates and maintains a logical address space to which the physical-memory devices and data-storage allocations are mapped, and through which mapping the memory controller matches static, dynamic, and dynamically-adjustable retention and resiliency characteristics of portions of the physical-memory devices with specified retention and resiliency characteristics specified for the data-storage allocations.

    摘要翻译： 提供了一种自适应的存储系统。 自适应存储器系统具有多个物理存储器设备和存储器控制器，其创建并维护物理存储器件和数据存储器分配映射到的逻辑地址空间，并且存储器控制器通过映射将静态，动态 ，以及具有为数据存储分配指定的指定保留和弹性特性的物理存储器件的部分动态可调保留和弹性特性。