Semiconductor wafer bonding incorporating electrical and optical interconnects
    5.
    发明授权
    Semiconductor wafer bonding incorporating electrical and optical interconnects 有权
    包含电和光互连的半导体晶片接合

    公开(公告)号:US09306116B2

    公开(公告)日:2016-04-05

    申请号:US14537627

    申请日:2014-11-10

    Abstract: Methods for bonding semiconductor wafers requiring the transfer of electrical and optical signals between the bonded wafers and across the bonding interface by interfusing optical interconnects on one wafer with optical interconnects on a second wafer, interfusing electrical interconnects on one wafer with electrical interconnects on the second wafer, and interfusing a dielectric intermediary bonding layer on one wafer with the dielectric intermediary bonding layer on the second wafer to bond the wafers together with electrical interconnections and optical interconnections between the wafers. The methods are also applicable to the bonding of semiconductor wafers to provide a high density of electrical interconnects between wafers.

    Abstract translation: 通过将一个晶片上的光学互连件与第二晶片上的光学互连件连接在一起,将在一个晶片上的电互连与第二晶片上的电互连相连接的半导体晶片的接合需要在接合的晶片之间和结合界面之间传送电和光信号的方法 并且将一个晶片上的电介质中间键合层与第二晶片上的电介质中间键合层进行接合,以将晶片与晶片之间的电互连和光学互连结合在一起。 这些方法也适用于半导体晶片的结合,以在晶片之间提供高密度的电互连。

    Semiconductor Wafer Bonding Incorporating Electrical and Optical Interconnects
    6.
    发明申请
    Semiconductor Wafer Bonding Incorporating Electrical and Optical Interconnects 有权
    半导体晶圆接合结合电气和光学互连

    公开(公告)号:US20150072450A1

    公开(公告)日:2015-03-12

    申请号:US14537627

    申请日:2014-11-10

    Abstract: Methods for bonding semiconductor wafers requiring the transfer of electrical and optical signals between the bonded wafers and across the bonding interface. The methods for bonding of semiconductor wafers incorporate the formation of both electrical and optical interconnect vias within the wafer bonding interface to transfer electrical and optical signals between the bonded wafers. The electrical vias are formed across the bonding surface using multiplicity of metal posts each comprised of multiple layers of metal that are interfused across the bonding surface. The optical vias are formed across the bonding surface using multiplicity of optical waveguides each comprised of a dielectric material that interfuses across the bonding interface and having an index of refraction that is higher than the index of refraction of the dielectric intermediary bonding layer between the bonded wafers. The electrical and optical vias are interspersed across the bonding surface between the bonded wafers to enable uniform transfer of both electrical and optical signals between the bonded wafers.

    Abstract translation: 用于接合半导体晶片的方法,其需要在接合的晶片之间并且跨接合界面传输电和光信号。 用于接合半导体晶片的方法包括在晶片接合界面内形成电和光互连通孔,以在接合的晶片之间转移电和光信号。 通过结合表面形成电通孔,使用多个金属柱,每个金属柱由跨接合表面的多层金属组成。 通过使用多个光波导形成光通孔,每个光波导由电介质材料构成,该电介质材料在接合界面之间相互连接并且具有高于接合晶片之间的电介质中间结合层的折射率的折射率 。 电通孔和光通孔穿过接合的晶片之间的结合表面,以使得能够在结合的晶片之间均匀地传递电信号和光信号。

    III-V LIGHT EMITTING DEVICE WITH PIXELS ENABLING LOWER COST THROUGH-LAYER VIAS

    公开(公告)号:US20210242372A1

    公开(公告)日:2021-08-05

    申请号:US17161571

    申请日:2021-01-28

    Abstract: A III-V light emitting device with pixels (mesa regions) specifically designed to enable lower cost through layer vias is disclosed for reduced cost of manufacture of the device. Reduction of cost of manufacture is achieved by having non-uniform width trench regions formed during pixel etch for the multi-pixel array part of the device. Through-layer vias are specifically formed in the wider part of the trench regions using cheaper lithography toolset enabled by the larger via critical dimension achievable in the wider part of the trench regions (as compared to narrow part of the trench regions). Larger via critical dimension enables improved electrical (and consequently optical) performance of the device due to better overlay control as well as lower via resistance.

Patent Agency Ranking