Excess loop delay compensation for a continuous time sigma delta modulator
    3.
    发明授权
    Excess loop delay compensation for a continuous time sigma delta modulator 有权
    用于连续时间Σ-Δ调制器的循环延迟补偿

    公开(公告)号:US08514117B2

    公开(公告)日:2013-08-20

    申请号:US13229462

    申请日:2011-09-09

    IPC分类号: H03M3/00

    CPC分类号: H03M3/37 H03M3/424 H03M3/454

    摘要: A method and corresponding apparatus are provided. In operation, an analog signal is integrated with an integrator to generate an integrated analog signal. The integrated analog signal is compared, in synchronization with a first clock signal and a second clock signal, to a reference voltage with a plurality of comparators to generate a comparator output signal. A feedback current is then generated, in synchronization with the second clock signal, from the comparator output signal. The feedback current is fed back to at least one of the comparators, and the comparator output signal is latched in synchronization with the first clock signal to generate a latched output signal. This latched output signal is converted to a feedback analog signal, and a difference between the analog signal and the feedback analog signal is determined.

    摘要翻译: 提供了一种方法和相应的装置。 在操作中,模拟信号与积分器集成以产生集成的模拟信号。 将集成模拟信号与第一时钟信号和第二时钟信号同步地与多个比较器进行参考电压的比较,以产生比较器输出信号。 然后与比较器输出信号产生与第二时钟信号同步的反馈电流。 反馈电流被反馈到比较器中的至少一个,并且比较器输出信号与第一时钟信号同步地锁存以产生锁存的输出信号。 该锁存的输出信号被转换为反馈模拟信号,并且确定模拟信号和反馈模拟信号之间的差。

    Pipelined continuous-time sigma delta modulator
    4.
    发明授权
    Pipelined continuous-time sigma delta modulator 有权
    流水线连续时间Σ-Δ调制器

    公开(公告)号:US08284085B2

    公开(公告)日:2012-10-09

    申请号:US12899205

    申请日:2010-10-06

    IPC分类号: H03M3/00

    CPC分类号: H03M3/344 H03M3/458

    摘要: Traditionally, pipelined continuous-time (CT) sigma-delta modulators (SDM) have been difficult to build due at least in part to the difficulties in calibrating the pipeline. Here, however, a pipelined CT SDM is provided that has an architecture that is conducing to being calibrated. Namely, the system includes a digital filter and other features that can be adjusted to account for input imbalance errors and well as quantization leakage noise.

    摘要翻译: 传统上,流水线连续时间(CT)Σ-Δ调制器(SDM)已经难以构建,至少部分是由于校准管道的困难。 然而,这里提供了一种流水线CT SDM,其具有有助于被校准的架构。 也就是说,该系统包括数字滤波器和其他可调整的特征,以解决输入不平衡误差以及量化泄漏噪声。

    Method for calibrating a pipelined continuous-time sigma delta modulator
    6.
    发明授权
    Method for calibrating a pipelined continuous-time sigma delta modulator 有权
    校准流水线连续时间Σ-Δ调制器的方法

    公开(公告)号:US08253611B2

    公开(公告)日:2012-08-28

    申请号:US12899158

    申请日:2010-10-06

    IPC分类号: H03M1/10

    摘要: Traditionally, pipelined continuous-time (CT) sigma-delta modulators (SDM) have been difficult to build due at least in part to the difficulties in calibrating the pipeline. Here, however, a pipelined CT SDM is provided that has an architecture that is conducing to being calibrated. Namely, the system includes a digital filter and other features that can be adjusted to account for input imbalance errors and well as quantization leakage noise.

    摘要翻译: 传统上,流水线连续时间(CT)Σ-Δ调制器(SDM)已经难以构建,至少部分是由于校准管道的困难。 然而,这里提供了一种流水线CT SDM,其具有有助于被校准的架构。 也就是说,该系统包括数字滤波器和其他可调整的特征,以解决输入不平衡误差以及量化泄漏噪声。

    EXCESS LOOP DELAY COMPENSATION FOR A CONTINUOUS TIME SIGMA DELTA MODULATOR
    7.
    发明申请
    EXCESS LOOP DELAY COMPENSATION FOR A CONTINUOUS TIME SIGMA DELTA MODULATOR 有权
    用于连续时间信号调制器的循环延迟补偿

    公开(公告)号:US20130063291A1

    公开(公告)日:2013-03-14

    申请号:US13229462

    申请日:2011-09-09

    IPC分类号: H03M3/02 H03M1/00

    CPC分类号: H03M3/37 H03M3/424 H03M3/454

    摘要: A method and corresponding apparatus are provided. In operation, an analog signal is integrated with an integrator to generate an integrated analog signal. The integrated analog signal is compared, in synchronization with a first clock signal and a second clock signal, to a reference voltage with a plurality of comparators to generate a comparator output signal. A feedback current is then generated, in synchronization with the second clock signal, from the comparator output signal. The feedback current is fed back to at least one of the comparators, and the comparator output signal is latched in synchronization with the first clock signal to generate a latched output signal. This latched output signal is converted to a feedback analog signal, and a difference between the analog signal and the feedback analog signal is determined.

    摘要翻译: 提供了一种方法和相应的装置。 在操作中,模拟信号与积分器集成以产生集成的模拟信号。 将集成模拟信号与第一时钟信号和第二时钟信号同步地与多个比较器进行参考电压的比较,以产生比较器输出信号。 然后与比较器输出信号产生与第二时钟信号同步的反馈电流。 反馈电流被反馈到比较器中的至少一个,并且比较器输出信号与第一时钟信号同步地锁存以产生锁存的输出信号。 该锁存的输出信号被转换为反馈模拟信号,并且确定模拟信号和反馈模拟信号之间的差。

    Pipelined continuous-time sigma delta modulator
    8.
    发明授权
    Pipelined continuous-time sigma delta modulator 有权
    流水线连续时间Σ-Δ调制器

    公开(公告)号:US08970411B2

    公开(公告)日:2015-03-03

    申请号:US13601795

    申请日:2012-08-31

    IPC分类号: H03M3/00

    CPC分类号: H03M3/344 H03M3/458

    摘要: Traditionally, pipelined continuous-time (CT) sigma-delta modulators (SDM) have been difficult to build due at least in part to the difficulties in calibrating the pipeline. Here, however, a pipelined CT SDM is provided that has an architecture that is conducing to being calibrated. Namely, the system includes a digital filter and other features that can be adjusted to account for input imbalance errors and well as quantization leakage noise.

    摘要翻译: 传统上,流水线连续时间(CT)Σ-Δ调制器(SDM)已经难以构建,至少部分是由于校准管道的困难。 然而,这里提供了一种流水线CT SDM,其具有有助于被校准的架构。 也就是说,该系统包括数字滤波器和其他可调整的特征,以解决输入不平衡误差以及量化泄漏噪声。

    PIPELINED CONTINUOUS-TIME SIGMA DELTA MODULATOR
    9.
    发明申请
    PIPELINED CONTINUOUS-TIME SIGMA DELTA MODULATOR 有权
    管道连续式SIGMA DELTA调制器

    公开(公告)号:US20120326906A1

    公开(公告)日:2012-12-27

    申请号:US13601795

    申请日:2012-08-31

    IPC分类号: H03M3/02

    CPC分类号: H03M3/344 H03M3/458

    摘要: Traditionally, pipelined continuous-time (CT) sigma-delta modulators (SDM) have been difficult to build due at least in part to the difficulties in calibrating the pipeline. Here, however, a pipelined CT SDM is provided that has an architecture that is conducing to being calibrated. Namely, the system includes a digital filter and other features that can be adjusted to account for input imbalance errors and well as quantization leakage noise.

    摘要翻译: 传统上,流水线连续时间(CT)Σ-Δ调制器(SDM)已经难以构建,至少部分是由于校准管道的困难。 然而,这里提供了一种流水线CT SDM,其具有有助于被校准的架构。 也就是说,该系统包括数字滤波器和其他可调整的特征,以解决输入不平衡误差以及量化泄漏噪声。