Semiconductor device and driving method thereof

    公开(公告)号:US10891894B2

    公开(公告)日:2021-01-12

    申请号:US15818806

    申请日:2017-11-21

    Abstract: Brightness irregularities that develop in a light emitting device due to is persion among pixels in the threshold values of TFTs used for supplying electric current to light emitting devices become obstacles to improved image quality of the light emitting device. As an image signal input to a pixel from a source signal line, a desired electric potential is applied to a gate electrode of a TFT for supplying electric current to an EL device, through a TFT having its gate and drain connected to each other. A voltage equal to the TFT threshold value is produced between the source and the drain of the TFT 105. An electric potential in which the image signal is offset by the amount of the threshold value is therefore applied to the gate electrode of the TFT. Further, TFTs are disposed in close proximity to each other within the pixel, so that dispersions in the TFT characteristics do not easily develop. A desired drain current can thus be supplied to the EL device even if there is dispersion in the threshold values of the TFTs among pixels, because this is offset by the threshold value of the TFT.

    PULSE OUTPUT CIRCUIT, SHIFT REGISTER AND DISPLAY DEVICE

    公开(公告)号:US20200082895A1

    公开(公告)日:2020-03-12

    申请号:US16576836

    申请日:2019-09-20

    Abstract: A pulse is inputted to TFTs 101 and 104 so that the TFTs would turn ON and then potential of a node a rises. When the potential of the node α reaches (VDD−VthN), the node α became in a floating state. Accordingly, a TFT 105 then turns ON, and potential of an output node rises as a clock signal reaches the level H. On the other hand, potential of a gate electrode of the TFT 105 further rises due to an operation of capacitance 107 as the potential of the output node rises, so that the potential of the output node would be higher than (VDD+VthN). Thus, the potential of the output node rises to VDD without voltage drop caused by a threshold of the TFT 105.

    Pulse output circuit, shift register and display device

    公开(公告)号:US10424390B2

    公开(公告)日:2019-09-24

    申请号:US16162480

    申请日:2018-10-17

    Abstract: A pulse is inputted to TFTs 101 and 104 so that the TFTs would turn ON and then potential of a node α rises. When the potential of the node α reaches (VDD−VthN), the node α became in a floating state. Accordingly, a TFT 105 then turns ON, and potential of an output node rises as a clock signal reaches the level H. On the other hand, potential of a gate electrode of the TFT 105 further rises due to an operation of capacitance 107 as the potential of the output node rises, so that the potential of the output node would be higher than (VDD+VthN). Thus, the potential of the output node rises to VDD without voltage drop caused by a threshold of the TFT 105.

    Pixel circuit, display device, and electronic device
    7.
    发明授权
    Pixel circuit, display device, and electronic device 有权
    像素电路,显示设备和电子设备

    公开(公告)号:US09307611B2

    公开(公告)日:2016-04-05

    申请号:US13890357

    申请日:2013-05-09

    Inventor: Yoshifumi Tanada

    CPC classification number: H05B37/00 G09G3/2022 G09G3/3659 G09G2300/0857

    Abstract: An object is to enable application of forward/reverse voltage to or forward/reverse current to a display element and to lower power consumption of a driver circuit for driving a pixel. A memory storing the potential of a source signal line input through a switch, a first transistor whose gate is supplied with one output of the memory, a second transistor whose gate is supplied with the other output of the memory, a display element electrically connected to one of a source a drain of a first transistor and one of a source and a drain of a second transistor, a power source line electrically connected to the other of the source and the drain of the first transistor and the other of the source and the drain of the second transistor, and a counter power source electrically connected to the display element are included.

    Abstract translation: 目的是使能向显示元件施加正向/反向电压或正向/反向电流,并降低用于驱动像素的驱动电路的功耗。 存储存储通过开关输入的源极信号线的电位的存储器,其栅极被提供有存储器的一个输出的第一晶体管,其栅极被提供有存储器的另一个输出的第二晶体管,显示元件电连接到 源极之一,第一晶体管的漏极和第二晶体管的源极和漏极中的一个,电源线,其电连接到第一晶体管的源极和漏极中的另一个,以及源极和源极的另一个 包括第二晶体管的漏极和电连接到显示元件的反电源。

    Pulse Output Circuit, Shift Register and Display Device
    9.
    发明申请
    Pulse Output Circuit, Shift Register and Display Device 有权
    脉冲输出电路,移位寄存器和显示器件

    公开(公告)号:US20150340378A1

    公开(公告)日:2015-11-26

    申请号:US14816124

    申请日:2015-08-03

    Abstract: A pulse is inputted to TFTs 101 and 104 so that the TFTs would turn ON and then potential of a node α rises. When the potential of the node α reaches (VDD−VthN), the node α became in a floating state. Accordingly, a TFT 105 then turns ON, and potential of an output node rises as a clock signal reaches the level H. On the other hand, potential of a gate electrode of the TFT 105 further rises due to an operation of capacitance 107 as the potential of the output node rises, so that the potential of the output node would be higher than (VDD+VthN). Thus, the potential of the output node rises to VDD without voltage drop caused by a threshold of the TFT 105.

    Abstract translation: 脉冲被输入到TFT 101和104,使得TFT将导通,然后节点α的电位上升。 当节点α的电位达到(VDD-VthN)时,节点α变为浮动状态。 因此,TFT 105然后导通,并且输出节点的电位随着时钟信号达到电平H而上升。另一方面,由于电容107的操作,TFT 105的栅电极的电位进一步上升, 输出节点的电位上升,使得输出节点的电位将高于(VDD + VthN)。 因此,由TFT 105的阈值引起的电压下降,输出节点的电位上升到VDD。

Patent Agency Ranking