中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

7 records (took 0.016 seconds)

    RECEIVING METHOD AND APPARATUS
    2.
    发明申请
    RECEIVING METHOD AND APPARATUS 有权
    接收方法和装置

    公开(公告)号：US20170034796A1

    公开(公告)日：2017-02-02

    申请号：US15058320

    申请日：2016-03-02

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Seok-Ju YUN ,  Joonseong KANG ,  Young-Jun HONG

    IPC: H04W52/52 ,  H04B1/16

    CPC classification number: H04W52/52 ,  H04B1/16 ,  H04W52/245

    Abstract: Provided is a receiver configured to perform automatic gain control (AGC), the receiver including a first variable gain amplifier configured to amplify, according to a first variable gain, a signal of a first frequency band, a second variable gain amplifier configured to amplify, according to a second variable gain, a signal of a second frequency band generated by frequency converting the amplified signal of the first frequency band, and an AGC circuit configured to control a total gain by controlling a gain ratio between the first variable gain and the second variable gain to be within a set target range by adjusting at least one of the first variable gain and the second variable gain.

    Abstract translation: 提供了一种被配置为执行自动增益控制（AGC）的接收机，所述接收机包括：第一可变增益放大器，被配置为根据第一可变增益放大第一频带的信号;第二可变增益放大器，被配置为放大， 根据第二可变增益，通过对第一频带的放大信号进行频率转换而产生的第二频带的信号，以及被配置为通过控制第一可变增益和第二频带之间的增益比来控制总增益的AGC电路 可变增益通过调整第一可变增益和第二可变增益中的至少一个而在设定的目标范围内。

    SYSTEM AND METHOD FOR PERFORMING SYNCHRONIZATION AND INTERFERENCE REJECTION IN SUPER REGENERATIVE RECEIVER (SRR)
    3.
    发明申请
    SYSTEM AND METHOD FOR PERFORMING SYNCHRONIZATION AND INTERFERENCE REJECTION IN SUPER REGENERATIVE RECEIVER (SRR) 有权
    在超级再生接收机（SRR）中执行同步和干扰抑制的系统和方法

    公开(公告)号：US20170012766A1

    公开(公告)日：2017-01-12

    申请号：US15204195

    申请日：2016-07-07

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Kiran BYNAM ,  Sujit JOS ,  PS Chandrashekhar THEJASWI ,  ChangSoon PARK ,  Jinesh P. NAIR ,  Young-Jun HONG ,  Youngsoo KIM ,  Manoj CHOUDHARY

    IPC: H04L7/00 ,  H04L7/04 ,  H04B1/30

    CPC classification number: H04L7/0079 ,  H04B1/10 ,  H04B1/30 ,  H04B1/707 ,  H04B1/7183 ,  H04L7/0033 ,  H04L7/033 ,  H04L7/041 ,  H04L25/00 ,  H04L27/0014 ,  H04L27/06 ,  H04L27/063 ,  H04L2027/0028 ,  H04L2027/0067

    Abstract: A method of performing synchronization in a super regenerative receiver (SRR) includes setting a quench rate of the SRR to a value of 1.5 times a chip rate of an incoming signal, acquiring an expected preamble sequence of an arbitrary sample set among a plurality of possible sample sets, acquiring an expected start frame delimiter (SFD) sequence for all of the possible sample sets to achieve frame synchronization, computing respective correlation metrics for bits of the expected SFD sequence while the expected SFD sequence is acquired for all of the possible sample sets, calculating a decision metric based on the correlation metrics in response to an SFD sequence being detected for one or more of the possible sample sets, and identifying a best sample set for demodulating the incoming signal among all of the possible sample sets based on the decision metric to achieve pulse synchronization.

    Abstract translation: 在超再生接收机（SRR）中执行同步的方法包括将SRR的淬灭速率设置为进入信号的码片速率的1.5倍的值，获得多个可能的任意采样集合的预期前导序列 采样集，获取所有可能的样本集合以实现帧同步的预期起始帧定界符（SFD）序列，计算预期SFD序列的比特的相应相关度量，同时为所有可能的样本集获取预期的SFD序列 响应于针对一个或多个可能样本集合检测到的SFD序列，基于所述相关度量来计算决策度量，以及基于所述决定来识别用于解调所有所述可能样本集合中的所述输入信号的最佳样本集合 度量来实现脉冲同步。

    COMPUTING SYSTEM WITH CONNECTING BOARDS
    4.
    发明公开
    COMPUTING SYSTEM WITH CONNECTING BOARDS 审中-公开

    公开(公告)号：US20240314930A1

    公开(公告)日：2024-09-19

    申请号：US18490678

    申请日：2023-10-19

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Alan GARA ,  Young-Jun HONG ,  Eric Richard BORCH ,  Casey THIELEN

    IPC: H05K1/14 ,  H04L49/00 ,  H05K7/14

    CPC classification number: H05K1/14 ,  H04L49/70 ,  H05K7/1445 ,  H05K2201/044

    Abstract: A computing system with connecting boards. In some embodiments, the computing system includes a first compute board, a second compute board, and a first connecting board connected to the first compute board and to the second compute board. The first compute board and the second compute board may include a plurality of compute elements. The first compute board, the second compute board, and the first connecting board may include a first plurality of switches including a first switch connected to a first compute element of the plurality of compute elements and a second switch connected to a second compute element of the plurality of compute elements. The first connecting board may include a first conductor, the first conductor being a conductor of a first data connection between the first switch and the second switch.

    METHOD AND SYSTEM FOR ESTIMATING AND COMPENSATING FOR DIRECT CURRENT (DC) OFFSET IN ULTRA-LOW POWER (ULP) RECEIVER
    7.
    发明申请
    METHOD AND SYSTEM FOR ESTIMATING AND COMPENSATING FOR DIRECT CURRENT (DC) OFFSET IN ULTRA-LOW POWER (ULP) RECEIVER 有权
    用于在超低功耗（ULP）接收机中直接电流（DC）偏移的估计和补偿的方法和系统

    公开(公告)号：US20160234046A1

    公开(公告)日：2016-08-11

    申请号：US14840524

    申请日：2015-08-31

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： Jinesh P. NAIR ,  Ashutosh Deepak Gore ,  Kiran BYNAM ,  ChangSoon PARK ,  Seokju YUN ,  Young-Jun HONG ,  Manoj CHOUDHARY

    IPC: H04L25/06

    CPC classification number: H04L25/061

    Abstract: Provided is a method of estimating a Direct Current (DC) offset in an Ultra-Low Power (ULP) receiver. The method includes receiving a signal from an output of an Analog to Digital Converter (ADC) in the ULP receiver. The signal includes a correlated variable DC component for at least one of an in-phase arm and a quadrature arm of the ULP receiver. The method also includes estimating a DC offset compensation parameter in a plurality of phases for a plurality of stages based on the received signal such that the estimating includes calculating the DC offset compensation parameter in a magnitude estimation phase for the plurality of stages and calculating the DC offset compensation parameter in a sign estimation phase for the plurality of stages.

    Abstract translation: 提供了一种在超低功耗（ULP）接收机中估计直流（DC）偏移的方法。 该方法包括从ULP接收机中的模数转换器（ADC）的输出接收信号。 该信号包括用于ULP接收机的同相臂和正交臂中的至少一个的相关可变直流分量。 该方法还包括基于所接收的信号来估计多个阶段的多个相位中的DC偏移补偿参数，使得估计包括在多级的幅度估计阶段中计算DC偏移补偿参数并计算DC 在多个阶段的符号估计阶段中的偏移补偿参数。

Patent Agency Ranking