-
公开(公告)号：US20210409031A1
公开(公告)日：2021-12-30
申请号：US16917828
申请日：2020-06-30
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Xue-Mei Gong , James D. Barnette , Nathan J. Shashoua , Srisai Rao Seethamraju
Abstract: A clock product includes a first phase-locked loop circuit including a first frequency divider. The first phase-locked loop circuit is configured to generate a first clock signal tracking a first reference clock signal and a second reference clock signal. The first phase-locked loop circuit is controlled by a first divide value and a first divide value adjustment based on the first reference clock signal. The clock product includes a circuit including a second frequency divider. The circuit is configured to generate a second clock signal based on the first clock signal, a second divide value, and a second divide value adjustment. The second clock signal tracks the second reference clock signal. The second divide value adjustment is based on the first divide value adjustment and opposes the first divide value adjustment.
-
Patent Agency Ranking
公开(公告)号：US11245406B2
公开(公告)日：2022-02-08
申请号：US16917828
申请日：2020-06-30
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Xue-Mei Gong , James D. Barnette , Nathan J. Shashoua , Srisai Rao Seethamraju
Abstract: A clock product includes a first phase-locked loop circuit including a first frequency divider. The first phase-locked loop circuit is configured to generate a first clock signal tracking a first reference clock signal and a second reference clock signal. The first phase-locked loop circuit is controlled by a first divide value and a first divide value adjustment based on the first reference clock signal. The clock product includes a circuit including a second frequency divider. The circuit is configured to generate a second clock signal based on the first clock signal, a second divide value, and a second divide value adjustment. The second clock signal tracks the second reference clock signal. The second divide value adjustment is based on the first divide value adjustment and opposes the first divide value adjustment.
-
公开(公告)号：US10908635B1
公开(公告)日：2021-02-02
申请号：US16726481
申请日：2019-12-24
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Vivek Sarda
Abstract: A method for generating a clock signal includes selecting a primary reference clock signal or a secondary reference clock signal as a reference clock signal for a phase-locked loop configured to generate an output clock signal. The method includes generating an indication of whether a failure of the reference clock signal has occurred by monitoring the secondary reference clock signal and a plurality of additional clock signals using the reference clock signal. The failure is determined based on whether a gross failure of the reference clock signal has occurred and if the gross failure has not occurred, further based on whether a quality failure of the reference clock signal has occurred.
-
4.发明申请公开(公告)号：US20200285265A1
公开(公告)日：2020-09-10
申请号：US16295255
申请日：2019-03-07
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Vivek Sarda
Abstract: In order to reduce errors in the transfer of time from one clock domain to another clock domain, a first free running counter is incremented using a first clock signal. A free running second counter is incremented using a second clock signal, the second clock signal being asynchronous to the first clock signal. The first counter is sampled at a selected time based on a predetermined phase relationship between the first clock signal and the second clock signal to generate a sampled first counter value. The second counter is corrected based on the sampled first counter value.
-
公开(公告)号：US10608647B1
公开(公告)日：2020-03-31
申请号：US16221188
申请日：2018-12-14
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Vivek Sarda
Abstract: A method includes generating first frequency metrics for a first received network clock signal using a local reference clock signal. The method includes, in response to the first received network clock signal being available and satisfying a quality metric, generating a network delay estimate using a first error estimate based on the first received network clock signal, and updating stored frequency metrics for the first received network clock signal with the first frequency metrics. The method includes generating an output clock signal based on received packets and the network delay estimate. The first frequency metrics for the first received network clock signal may include a current average frequency count, a prior average frequency count, a standard deviation of prior average frequency counts and a multiplicative constant corresponding to a number of samples used to determine the current average frequency count, prior average frequency count, and standard deviation.
-
公开(公告)号：US10483987B1
公开(公告)日：2019-11-19
申请号：US16221192
申请日：2018-12-14
Applicant: Silicon Laboratories Inc.
Inventor： Harihara Subramanian Ranganathan , Vivek Sarda
Abstract: A method for operating a clock product includes generating a quality determination for a reference clock signal based on frequency metrics for a plurality of independent clock signals. The frequency metrics are generated using the reference clock signal. The method includes generating an output clock signal by locking to an active clock signal selected from the plurality of independent clock signals in response to the quality determination satisfying a predetermined quality metric. For each input clock signal of the plurality of independent clock signals, the frequency metrics include a current average frequency count, a prior average frequency count, a standard deviation of prior average frequency counts, and a multiplicative constant corresponding to a number of samples used to determine the current average frequency count, prior average frequency count, and standard deviation.
-
-
-
-
-
Search Results
6
records
(took 0.012 seconds)
