-
1.
公开(公告)号:US20140085009A1
公开(公告)日:2014-03-27
申请号:US14088521
申请日:2013-11-25
发明人: Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
IPC分类号: H03F3/68
CPC分类号: H03F3/68 , H03F1/42 , H03F3/191 , H03F3/195 , H03F3/45183 , H03F2200/36 , H03F2200/405 , H03F2203/45638 , H03F2203/45702
摘要: A method of sharing inductors for inductive peaking of an amplifier includes calculating a single stage inductance of a single stage for inductive peaking in order to have a stable impulse response. The method further includes determining a number of stages for shared inductance for inductive peaking. The method further includes sharing at least two inductors having the shared inductance among the determined number of stages for inductive peaking.
摘要翻译: 共享用于放大器的感应峰值的电感器的方法包括计算用于感应峰值的单级的单级电感以便具有稳定的脉冲响应。 该方法还包括确定用于感应峰值的共享电感的级数。 该方法还包括在确定的级数中共享具有共享电感的至少两个电感器,用于感应峰化。
-
公开(公告)号:US20150319017A1
公开(公告)日:2015-11-05
申请号:US14795043
申请日:2015-07-09
发明人: Ming-Chieh HUANG , Jing Jing CHEN , Chan-Hong CHERN , Tao Wen CHUNG , Chih-Chang LIN , Yuwen SWEI
IPC分类号: H04L25/03
CPC分类号: H04L25/03057 , H04L2025/0349 , H04L2025/03566 , H04L2025/03617 , H04L2025/03687
摘要: An apparatus includes a plurality of delay elements configured to delay a respective input signal and to output a respective delayed signal. The apparatus also includes a weight generator configured to generate a plurality of tap weights based on the delayed signals. The apparatus further includes a tap controller configured to generate tap weight enabling signals corresponding to one or more of the tap weights if the corresponding tap weights are greater than a predetermined threshold value. The tap controller is also configured to generate a set of bias factors based on corresponding tap weights of the plurality of tap weights.
摘要翻译: 一种装置包括多个延迟元件,其被配置为延迟相应的输入信号并输出相应的延迟信号。 该装置还包括配置用于基于延迟信号产生多个抽头权重的权重发生器。 该装置还包括抽头控制器,其被配置为如果对应的抽头权重大于预定阈值,则生成与一个或多个抽头权重对应的抽头加权使能信号。 抽头控制器还被配置为基于多个抽头权重的相应抽头权重来生成一组偏置因子。
-
公开(公告)号:US20140092511A1
公开(公告)日:2014-04-03
申请号:US14100164
申请日:2013-12-09
发明人: Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
IPC分类号: H02H9/04
CPC分类号: H02H9/04 , H01L23/60 , H01L27/0248 , H01L2924/0002 , H03F2200/294 , H03F2203/45638 , H03G1/0023 , H03K3/35613 , H03K19/018514 , H01L2924/00
摘要: An input/output (I/O) circuit includes an electrostatic discharge (ESD) protection circuit electrically coupled with an output node of the I/O circuit. At least one inductor and at least one loading are electrically coupled in a series fashion and between the output node of the I/O circuit and a power line. A circuitry is electrically coupled with a node between the at least one inductor and the at least one loading. The circuitry is operable to increase a current flowing through the at least one inductor during a signal transition. The circuitry comprises at least one pre-driver stage having at least one output node, and the at least one output node of the at least one pre-driver stage is electrically coupled with at least one input node of a driver stage.
摘要翻译: 输入/输出(I / O)电路包括与I / O电路的输出节点电耦合的静电放电(ESD)保护电路。 至少一个电感器和至少一个负载以串联方式电耦合,并且在I / O电路的输出节点和电力线之间。 电路与所述至少一个电感器和所述至少一个负载之间的节点电耦合。 电路可操作以在信号转换期间增加流过至少一个电感器的电流。 该电路包括至少一个具有至少一个输出节点的预驱动器级,并且至少一个预驱动器级的至少一个输出节点与驱动器级的至少一个输入节点电耦合。
-
公开(公告)号:US20150131711A1
公开(公告)日:2015-05-14
申请号:US14602900
申请日:2015-01-22
发明人: Ming-Chieh HUANG , Jing Jing CHEN , Chan-Hong CHERN , Tao Wen CHUNG , Chih-Chang LIN , Yuwen SWEI
IPC分类号: H04L25/03
CPC分类号: H04L25/03057 , H04L2025/0349 , H04L2025/03566 , H04L2025/03617 , H04L2025/03687
摘要: An apparatus comprises a plurality of delay elements connected in series. Each delay element is configured to delay a respective input signal and to output a respective delayed signal. The apparatus also comprises a weight generator configured to generate a plurality of tap weights based on the delayed signals. The apparatus further comprises a tap controller configured to (1) generate tap weight enabling signals corresponding to one or more of the tap weights based on a determination that the corresponding tap weights are greater than a predetermined threshold value, and (2) generate a set of bias factors. The apparatus additionally comprises a summer configured to output a weighted signal based on the delayed signals, the tap weight enabling signals, the tap weights, and the bias factors.
摘要翻译: 一种装置包括串联连接的多个延迟元件。 每个延迟元件被配置为延迟相应的输入信号并输出相应的延迟信号。 该装置还包括一个权重发生器,其配置成基于延迟的信号产生多个抽头权重。 该装置还包括抽头控制器,其被配置为(1)基于对应的抽头权重大于预定阈值的确定,生成与一个或多个抽头权重相对应的抽头加权使能信号,以及(2)生成集合 的偏见因素。 该装置还包括加法器,配置为基于延迟信号,抽头加权使能信号,抽头权重和偏置因子来输出加权信号。
-
5.
公开(公告)号:US20150356917A1
公开(公告)日:2015-12-10
申请号:US14827115
申请日:2015-08-14
CPC分类号: G09G3/3233 , G09G3/3406 , G09G2300/0809 , G09G2300/0819 , G09G2300/0842 , G09G2320/0233 , G09G2320/0295 , G09G2320/045 , G09G2330/028
摘要: A current value of a first pixel and/or a current value of a second pixel of a display are adjusted until a value of a current difference is within a predetermined range. The current value of the first pixel corresponds to a brightness level of the first pixel. The current value of the second pixel corresponds to a brightness level of the second pixel. Adjusting the current value of the first pixel involves adjusting a threshold voltage value of a transistor of the first pixel. Adjusting the current value of the second pixel involves adjusting a threshold voltage value of a transistor of the second pixel.
摘要翻译: 调整显示器的第二像素的第一像素的当前值和/或当前值,直到电流差的值在预定范围内。 第一像素的当前值对应于第一像素的亮度级。 第二像素的当前值对应于第二像素的亮度级。 调整第一像素的当前值包括调整第一像素的晶体管的阈值电压值。 调整第二像素的当前值包括调整第二像素的晶体管的阈值电压值。
-
公开(公告)号:US20160072279A1
公开(公告)日:2016-03-10
申请号:US14943673
申请日:2015-11-17
发明人: Tao Wen CHUNG , Chan-Hong CHERN , Ming-Chieh HUANG , Chih-Chang LIN , Yuwen SWEI
IPC分类号: H02H9/04
CPC分类号: H02H9/04 , H01L23/60 , H01L27/0248 , H01L2924/0002 , H03F2200/294 , H03F2203/45638 , H03G1/0023 , H03K3/35613 , H03K19/018514 , H01L2924/00
摘要: A method of increasing a current flowing through an inductor includes receiving an input signal with a driver stage, the driver stage including the inductor coupled in series with a loading between an output node of the driver stage and a power line. In response to a transition in the input signal from a first voltage state to a second voltage state, a first current flowing through the loading and the inductor is increased. During the transition in the input signal, the current flowing through the inductor is increased by increasing a second current in a circuitry though a node between the inductor and the loading.
摘要翻译: 增加流过电感器的电流的方法包括:接收具有驱动级的输入信号,所述驱动级包括与驱动级的输出节点和电源线之间的负载串联耦合的电感器。 响应于从第一电压状态到第二电压状态的输入信号的转变,流过负载和电感器的第一电流增加。 在输入信号的转变期间,流过电感器的电流通过在电感器中通过电感器和负载之间的节点增加第二电流来增加。
-
公开(公告)号:US20150035566A1
公开(公告)日:2015-02-05
申请号:US14520646
申请日:2014-10-22
发明人: Ming-Chieh HUANG , Tao Wen CHUNG , Chan-Hong CHERN , Chih-Chang LIN , Yuwen SWEI , Chiang PU
IPC分类号: H03H11/44
CPC分类号: H03H11/44 , H01S5/0427 , H04B10/504
摘要: A driver includes a first driver stage having a first T-coil structure. The first T-coil structure includes a first set of inductors each being operable to provide a first inductance. The first T-coil structure further includes a second set of inductors electrically coupled with the first set of inductors, wherein the second set of inductors each are operable to provide a second inductance.
摘要翻译: 驱动器包括具有第一T形线圈结构的第一驱动器级。 第一T型线圈结构包括第一组电感器,每个电感器可操作以提供第一电感。 第一T型线圈结构还包括与第一组电感器电耦合的第二组电感器,其中第二组电感器各自可操作以提供第二电感。
-
公开(公告)号:US20150014518A1
公开(公告)日:2015-01-15
申请号:US14503898
申请日:2014-10-01
CPC分类号: H03F3/082 , H03F1/0205 , H03F3/08 , H03F3/3022 , H03F3/45179 , H03F3/45183 , H03F2200/216 , H03F2203/30031 , H03F2203/45222 , H03F2203/45644 , H03F2203/45686 , H03F2203/45702 , H03F2203/45724
摘要: A transimpedance amplifier includes a first inverter having a first input node and a first output node. The first input node is configured to receive an input signal. A second inverter has a second input node and a second output node. The second input node connects to a reference voltage terminal. The first inverter and the second inverter are configured to provide a differential output voltage signal between the first output node and the second output node. A first amplifier is configured to provide feedback to the first input node and a second amplifier is configured to provide feedback to the second input node.
摘要翻译: 跨阻放大器包括具有第一输入节点和第一输出节点的第一反相器。 第一输入节点被配置为接收输入信号。 第二反相器具有第二输入节点和第二输出节点。 第二输入节点连接到参考电压端子。 第一反相器和第二反相器被配置为在第一输出节点和第二输出节点之间提供差分输出电压信号。 第一放大器被配置为向第一输入节点提供反馈,并且第二放大器被配置为向第二输入节点提供反馈。
-
公开(公告)号:US20140119426A1
公开(公告)日:2014-05-01
申请号:US14149984
申请日:2014-01-08
发明人: Ming-Chieh HUANG , Chan-Hong CHERN , Tao Wen CHUNG , Chih-Chang LIN , Tsung-Ching HUANG , Derek C. TAO
CPC分类号: H03K5/08 , H03K3/356139 , H04L27/01
摘要: A slicer includes a first latch. The first latch includes an evaluating transistor configured to receive a first clock signal. The first latch further includes a developing transistor configured to receive a second clock signal, wherein the first clock signal is different from the second clock signal. The first latch further includes a first input transistor configured to receive a first input. The first latch further includes a second input transistor configured to receive a second input, wherein the first and second input transistors are connected with the developing transistor. The first latch further includes at least one pre-charging transistor configured to receive a third clock signal, wherein the at least one pre-charging transistor is connected to a first output node and a second output node. The slicer further includes a second latch connected to the first and second output nodes and to a third output node.
摘要翻译: 切片机包括第一闩锁。 第一锁存器包括被配置为接收第一时钟信号的评估晶体管。 第一锁存器还包括被配置为接收第二时钟信号的显影晶体管,其中第一时钟信号不同于第二时钟信号。 第一锁存器还包括被配置为接收第一输入的第一输入晶体管。 第一锁存器还包括被配置为接收第二输入的第二输入晶体管,其中第一和第二输入晶体管与显影晶体管连接。 第一锁存器还包括配置成接收第三时钟信号的至少一个预充电晶体管,其中所述至少一个预充电晶体管连接到第一输出节点和第二输出节点。 切片器还包括连接到第一和第二输出节点和第三输出节点的第二锁存器。
-
-
-
-
-
-
-
-