公开(公告)号：US20200313421A1

公开(公告)日：2020-10-01

申请号：US16366813

申请日：2019-03-27

Applicant: Texas Instruments Incorporated

Inventor： Serkan Dusmez ,  Nathan Richard Schemm ,  Salil Chellappan

IPC: H02H5/04 ,  H02H7/12 ,  H02H1/00

Abstract: Methods, systems, and apparatus to facilitate a fault triggered diode emulation mode of a transistor. An example apparatus includes a driver to output a control signal to a gate terminal of a transistor of a power converter; and a diode emulation control circuit to, in response to determining a fault corresponding to the transistor, enable the transistor when current flows in a direction from a source terminal of the transistor to a drain terminal of the transistor.

公开(公告)号：US20220037873A1

公开(公告)日：2022-02-03

申请号：US17505757

申请日：2021-10-20

Applicant: Texas Instruments Incorporated

Inventor： Serkan Dusmez ,  Nathan Richard Schemm ,  Salil Chellappan

IPC: H02H5/04 ,  H02H1/00 ,  H02H7/12

Abstract: Methods, systems, and apparatus to facilitate a fault triggered diode emulation mode of a transistor. An example apparatus includes a driver to output a control signal to a gate terminal of a transistor of a power converter; and a diode emulation control circuit to, in response to determining a fault corresponding to the transistor, enable the transistor when current flows in a direction from a source terminal of the transistor to a drain terminal of the transistor.

公开(公告)号：US11183832B2

公开(公告)日：2021-11-23

申请号：US16366813

申请日：2019-03-27

Applicant: Texas Instruments Incorporated

Inventor： Serkan Dusmez ,  Nathan Richard Schemm ,  Salil Chellappan

IPC: H02H5/00 ,  H02H5/04 ,  H02H1/00 ,  H02H7/12

Abstract: Methods, systems, and apparatus to facilitate a fault triggered diode emulation mode of a transistor. An example apparatus includes a driver to output a control signal to a gate terminal of a transistor of a power converter; and a diode emulation control circuit to, in response to determining a fault corresponding to the transistor, enable the transistor when current flows in a direction from a source terminal of the transistor to a drain terminal of the transistor.

公开(公告)号：US20190199240A1

公开(公告)日：2019-06-27

申请号：US16220724

申请日：2018-12-14

Applicant: Texas Instruments Incorporated

Inventor： Hrishikesh Ratnakar Nene ,  Salil Chellappan ,  Zhong Ye

IPC: H02M7/5395 ,  G01R19/175 ,  H02M1/08

CPC classification number: H02M7/5395 ,  G01R19/175 ,  H02M1/083 ,  H02M2001/0012 ,  H02M2001/0038

Abstract: A device [200, para. 24] is configured to detect a zero voltage switching (ZVS) circuit [110, para. 14] output that includes a hard switching signal. The hard switching signal [114, para. 16] includes a false signal [116, para. 16] and a spike signal [118, para. 16]. Thereafter, the device generates digital pulse signals [312/314, para. 39] that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal [312, para. 41], and uses the digital pulse signal [314, para. 42] that corresponds to the spike signal for adjusting a timing [132, para. 20] of a pulse width modulation (PWM) switching cycle [Vgs 106, para. 32].

公开(公告)号：US11621551B2

公开(公告)日：2023-04-04

申请号：US17505757

申请日：2021-10-20

Applicant: Texas Instruments Incorporated

Inventor： Serkan Dusmez ,  Nathan Richard Schemm ,  Salil Chellappan

IPC: H02H5/00 ,  H02H5/04 ,  H02H1/00 ,  H02H7/12

Abstract: Methods, systems, and apparatus to facilitate a fault triggered diode emulation mode of a transistor. An example apparatus includes a driver to output a control signal to a gate terminal of a transistor of a power converter; and a diode emulation control circuit to, in response to determining a fault corresponding to the transistor, enable the transistor when current flows in a direction from a source terminal of the transistor to a drain terminal of the transistor.

公开(公告)号：US10944337B2

公开(公告)日：2021-03-09

申请号：US16220724

申请日：2018-12-14

Applicant: Texas Instruments Incorporated

Inventor： Hrishikesh Ratnakar Nene ,  Salil Chellappan ,  Zhong Ye

IPC: H02M7/5395 ,  H02M7/219 ,  H02M1/00

Abstract: A device [200] is configured to detect a zero voltage switching (ZVS) circuit [110] output that includes a hard switching signal. The hard switching signal [114] includes a false signal [116] and a spike signal [118]. Thereafter, the device generates digital pulse signals [312/314] that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal [312], and uses the digital pulse signal [314] that corresponds to the spike signal for adjusting a timing [132] of a pulse width modulation (PWM) switching cycle [Vgs ].

公开(公告)号：US10574226B2

公开(公告)日：2020-02-25

申请号：US15896952

申请日：2018-02-14

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Navaneeth Kumar Narayanasamy ,  Salil Chellappan ,  Apoorva Awasthy

IPC: H03K17/0812 ,  H03K17/0814 ,  H02H3/08 ,  H02H7/20

Abstract: In some examples, a gate driver includes a gate sense pin and a gate sense circuit configured to couple to a node of a transistor via the gate sense pin. The gate sense circuit includes an overcurrent detection circuit configured to detect a first fault condition based on the node before the transistor turns on in a soft switching mode. The gate sense circuit also includes a Miller plateau detection circuit configured to detect a second fault condition based on the node when the transistor is turning on in a hard switching mode.

公开(公告)号：US12003191B2

公开(公告)日：2024-06-04

申请号：US17491652

申请日：2021-10-01

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Himanshu Chaudhary ,  Salil Chellappan

IPC: H02M7/487 ,  H02M1/32 ,  H02M1/38 ,  H02M7/5395

CPC classification number: H02M7/487 ,  H02M1/32 ,  H02M1/38 ,  H02M7/5395

Abstract: A control circuit for an inverter. The control circuit includes a first pulse width modulation (PWM) module configured to produce first and second complementary PWM signals, and a second PWM module configured to produce a third and fourth complementary PWM signals. PWM switching logic is coupled to the first and second PWM modules and is adapted to be coupled to a switch network. The switch network includes first, second, third, and fourth switches coupled in series between a first voltage terminal and a second voltage terminal. The PWM switching logic is configured to produce control signals for each of the first, second, third, and fourth switches in response to the first and second complementary PWM signals and to the third and fourth complementary PWM signals.

公开(公告)号：US11916495B2

公开(公告)日：2024-02-27

申请号：US17194436

申请日：2021-03-08

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Hrishikesh Ratnakar Nene ,  Salil Chellappan ,  Zhong Ye

IPC: H02M7/219 ,  H02M7/5395 ,  H02M1/00

CPC classification number: H02M7/5395 ,  H02M7/219 ,  H02M1/0038 ,  H02M1/0058

Abstract: A device is configured to detect a zero voltage switching (ZVS) circuit output that includes a hard switching signal. The hard switching signal includes a false signal and a spike signal. Thereafter, the device generates digital pulse signals that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal, and uses the digital pulse signal that corresponds to the spike signal for adjusting a timing of a pulse width modulation (PWM) switching cycle.

公开(公告)号：US20210194384A1

公开(公告)日：2021-06-24

申请号：US17194436

申请日：2021-03-08

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Hrishikesh Ratnakar Nene ,  Salil Chellappan ,  Zhong Ye

IPC: H02M7/5395 ,  H02M7/219

Abstract: A device is configured to detect a zero voltage switching (ZVS) circuit output that includes a hard switching signal. The hard switching signal includes a false signal and a spike signal. Thereafter, the device generates digital pulse signals that correspond to the false signal and the spike signal. Accordingly, the device filters the generated digital pulse signal that corresponds to the false signal, and uses the digital pulse signal that corresponds to the spike signal for adjusting a timing of a pulse width modulation (PWM) switching cycle.