公开(公告)号：US08903030B2

公开(公告)日：2014-12-02

申请号：US13670519

申请日：2012-11-07

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.

Inventor： Tao Wen Chung ,  Chan-Hong Chern ,  Ming-Chieh Huang ,  Chih-Chang Lin ,  Yuwen Swei ,  Tsung-Ching Huang

IPC: H04L7/00 ,  H04L7/027

CPC classification number: H04L7/0331

Abstract: A clock data recovery circuit (CDR) extracts bit data values from a serial bit stream without reference to a transmitter clock. A controllable oscillator produces a regenerated clock signal controlled to match the frequency and phase of transitions between bits and the serial data is sampled at an optimal phase. A phase detector generates early-or-late indication bits for clock versus data transition times, which are accumulated and applied to a second order feedback control with two distinct feedback paths for frequency and phase, combined for correcting the controllable oscillator, selecting a sub-phase and/or determining an optimal phase at which the bit stream data values are sampled. The second order filter is operated at distinct rates such that the phase correction has a latency as short as one clock cycle and the frequency correction latency occurs over plural cycles.

Abstract translation: 时钟数据恢复电路（CDR）从串行比特流中提取比特数据值而不参考发射机时钟。 可控振荡器产生受控的再生时钟信号以匹配位之间的转换的频率和相位，并且在最佳相位对串行数据进行采样。 相位检测器产生用于时钟相对于数据转换时间的早期或晚期指示位，其被积累并应用于具有用于频率和相位的两个不同反馈路径的二阶反馈控制，被组合以校正可控振荡器， 相位和/或确定比特流数据值被采样的最佳相位。 二阶滤波器以不同的速率操作，使得相位校正具有短到一个时钟周期的等待时间，并且频率校正等待时间在多个周期内发生。

公开(公告)号：US09503252B2

公开(公告)日：2016-11-22

申请号：US14164399

申请日：2014-01-27

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.

Inventor： Ming-Chieh Huang ,  Chan-Hong Chern ,  Tao Wen (David) Chung ,  Tsung-Ching (Jim) Huang ,  Chih-Chang Lin

IPC: H04L7/00 ,  H03L7/081

CPC classification number: H04L7/0025 ,  H03L7/0812

Abstract: Some embodiments relate to a phase interpolator. The phase interpolator includes a control block to provide a plurality of phase interpolation control signals which are collectively indicative of a phase difference between a first clock and a second clock. The phase interpolation control signals define different phase step sizes by which the first clock is to be phase shifted to limit the phase difference. A plurality of Gilbert cells provide a plurality of current levels, respectively, based on the plurality of phase interpolation control signals. A plurality of current control elements adjust the plurality of current levels from the plurality of Gilbert cells. The plurality of current levels are adjusted by different amounts for the different phase step sizes.

Abstract translation: 一些实施例涉及相位插值器。 相位插值器包括一个控制块，用于提供多个相位插值控制信号，这些相位插值控制信号集中表示第一时钟和第二时钟之间的相位差。 相位插值控制信号限定不同的相位步长，通过该相位步长第一时钟将被相移以限制相位差。 多个吉尔伯特单元基于多个相位插值控制信号分别提供多个电流电平。 多个电流控制元件从多个吉尔伯特单元调整多个电流电平。 对于不同的相位步长，多个电流水平被不同的量调节。

公开(公告)号：US09391626B2

公开(公告)日：2016-07-12

申请号：US14456064

申请日：2014-08-11

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.

Inventor： Chan-Hong Chern ,  Tao Wen Chung ,  Ming-Chieh Huang ,  Chih-Chang Lin ,  Tsung-Ching Huang ,  Fu-Lung Hsueh

IPC: H03L7/06 ,  H03L7/10 ,  H03L7/099 ,  H03L7/18 ,  H03L7/097 ,  H03L7/107

CPC classification number: H03L7/103 ,  H03L7/097 ,  H03L7/0995 ,  H03L7/1072 ,  H03L7/18 ,  H03L2207/06

Abstract: A circuit includes a capacitive-load voltage controlled oscillator having an input configured to receive a first input signal and an output configured to output an oscillating output signal. A calibration circuit is coupled to the voltage controlled oscillator and is configured to output one or more control signals to the capacitive-load voltage controlled oscillator for adjusting a frequency of the oscillating output signal. The calibration circuit is configured to output the one or more control signals in response to a comparison of an input voltage to at least one reference voltage.

Abstract translation: 电路包括电容负载压控振荡器，其具有被配置为接收第一输入信号的输入和被配置为输出振荡输出信号的输出。 校准电路耦合到压控振荡器，并被配置为将一个或多个控制信号输出到电容负载压控振荡器，用于调整振荡输出信号的频率。 校准电路被配置为响应于输入电压与至少一个参考电压的比较而输出一个或多个控制信号。

公开(公告)号：US20140270031A1

公开(公告)日：2014-09-18

申请号：US14164399

申请日：2014-01-27

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.

Inventor： Ming-Chieh Huang ,  Chan-Hong Chern ,  Tao Wen (David) Chung ,  Tsung-Ching (Jim) Huang ,  Chih-Chang Lin

IPC: H04L7/00

CPC classification number: H04L7/0025 ,  H03L7/0812

Abstract: Some embodiments relate to a phase interpolator. The phase interpolator includes a control block to provide a plurality of phase interpolation control signals which are collectively indicative of a phase difference between a first clock and a second clock. The phase interpolation control signals define different phase step sizes by which the first clock is to be phase shifted to limit the phase difference. A plurality of Gilbert cells provide a plurality of current levels, respectively, based on the plurality of phase interpolation control signals. A plurality of current control elements adjust the plurality of current levels from the plurality of Gilbert cells. The plurality of current levels are adjusted by different amounts for the different phase step sizes.

Abstract translation: 一些实施例涉及相位插值器。 相位内插器包括控制块，用于提供多个相位插值控制信号，这些相位插值控制信号被共同指示第一时钟和第二时钟之间的相位差。 相位插值控制信号限定不同的相位步长，通过该相位步长第一时钟将被相移以限制相位差。 多个吉尔伯特单元基于多个相位插值控制信号分别提供多个电流电平。 多个电流控制元件从多个吉尔伯特单元调整多个电流电平。 对于不同的相位步长，多个电流水平被不同的量调节。