SIP SEMICONDUCTOR SYSTEM
    1.
    发明申请
    SIP SEMICONDUCTOR SYSTEM 有权
    SIP半导体系统

    公开(公告)号:US20120213022A1

    公开(公告)日:2012-08-23

    申请号:US13399643

    申请日:2012-02-17

    IPC分类号: G11C29/00

    CPC分类号: G11C29/48 G11C2029/0401

    摘要: A system in package (SIP) semiconductor system includes a memory device, a controller, a first input/output terminal, a test control unit, and a second input/output terminal. The controller communicates with the memory device. The first input/output terminal performs communication between the controller and a device external to the SIP semiconductor system. The test control unit controls a predetermined test mode of the memory device. The second input/output terminal performs communication between the test control unit and at least the device external to the SIP semiconductor system.

    摘要翻译: 封装(SIP)半导体系统包括存储器件,控制器,第一输入/输出端子,测试控制单元和第二输入/输出端子。 控制器与存储器件通信。 第一输入/输出端子执行控制器与SIP半导体系统外部的设备之间的通信。 测试控制单元控制存储器件的预定测试模式。 第二输入/输出端子执行测试控制单元与至少在SIP半导体系统外部的设备之间的通信。

    SEMICONDUCTOR SYSTEM, SEMICONDUCTOR MEMORY APPARATUS, AND METHOD FOR INPUT/OUTPUT OF DATA USING THE SAME
    2.
    发明申请
    SEMICONDUCTOR SYSTEM, SEMICONDUCTOR MEMORY APPARATUS, AND METHOD FOR INPUT/OUTPUT OF DATA USING THE SAME 有权
    半导体系统,半导体存储装置和使用该数据的数据的输入/输出的方法

    公开(公告)号:US20120140584A1

    公开(公告)日:2012-06-07

    申请号:US13219656

    申请日:2011-08-27

    IPC分类号: G11C8/18

    摘要: A semiconductor system, a semiconductor memory apparatus, and a method for input/output of data using the same are disclosed. The semiconductor system includes a controller and a memory apparatus where the controller is configured to transmit a clock signal, a data output command, an address signal, and a second strobe signal to a memory apparatus. The memory apparatus is configured to provide data to the controller in synchronization with the second strobe signal, and in response to the clock signal, the data output command, the address signal, and the second strobe signal received from the controller.

    摘要翻译: 公开了一种半导体系统,半导体存储装置和使用其的数据的输入/输出方法。 半导体系统包括控制器和存储装置,其中控制器被配置为向存储装置发送时钟信号,数据输出命令,地址信号和第二选通信号。 存储装置被配置为与第二选通信号同步地向控制器提供数据,并且响应于从控制器接收到的时钟信号,数据输出命令,地址信号和第二选通信号。

    SEMICONDUCTOR APPARATUS
    4.
    发明申请

    公开(公告)号:US20130092936A1

    公开(公告)日:2013-04-18

    申请号:US13341299

    申请日:2011-12-30

    IPC分类号: H01L23/522

    摘要: A semiconductor apparatus includes first and second vias, a first circuit unit, a second circuit unit and a third circuit unit. The first and second vias electrically connect a first chip and a second chip with each other. The first circuit unit is disposed in the first chip, receives test data, and is connected with the first via. The second circuit unit is disposed in the first chip, and is connected with the second via and the first circuit unit. The third circuit unit is disposed in the second chip, and is connected with the first via. The first circuit unit outputs an output signal thereof to one of the first via and the second circuit unit in response to a first control signal.

    摘要翻译: 半导体装置包括第一和第二通孔,第一电路单元,第二电路单元和第三电路单元。 第一和第二通孔将第一芯片和第二芯片彼此电连接。 第一电路单元设置在第一芯片中,接收测试数据,并与第一通孔连接。 第二电路单元设置在第一芯片中,并与第二通孔和第一电路单元连接。 第三电路单元设置在第二芯片中,并与第一通孔连接。 第一电路单元响应于第一控制信号将其输出信号输出到第一通孔和第二电路单元之一。

    SEMICONDUCTOR MEMORY APPARATUS AND SEMICONDUCTOR SYSTEM HAVING THE SAME
    5.
    发明申请
    SEMICONDUCTOR MEMORY APPARATUS AND SEMICONDUCTOR SYSTEM HAVING THE SAME 审中-公开
    具有相同功能的半导体存储器件和半导体系统

    公开(公告)号:US20130031439A1

    公开(公告)日:2013-01-31

    申请号:US13532299

    申请日:2012-06-25

    IPC分类号: H03M13/29 G06F11/10 H03M13/09

    摘要: A semiconductor memory apparatus includes: a memory cell area including a plurality of memory cell arrays stacked therein, each memory cell array having a plurality of memory cells integrated and formed therein to store data and a plurality of through-lines formed therein to transmit signals; and a control logic area configured to generate parity bits using a data signal inputted to the memory cell area and transmit the generated parity bits and the data signal to different through-lines.

    摘要翻译: 半导体存储装置包括:存储单元区域,包括堆叠在其中的多个存储单元阵列,每个存储单元阵列具有集成并形成在其中的多个存储单元,用于存储数据和形成在其中的多条通线以传输信号; 以及控制逻辑区域,被配置为使用输入到存储单元区域的数据信号来生成奇偶校验位,并将生成的奇偶校验位和数据信号发送到不同的通过线。

    NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME
    6.
    发明申请
    NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME 有权
    氮化物半导体发光器件及其制造方法

    公开(公告)号:US20070105261A1

    公开(公告)日:2007-05-10

    申请号:US11615863

    申请日:2006-12-22

    IPC分类号: H01L21/00

    摘要: Disclosed herein is a nitride semiconductor light emitting device. The nitride semiconductor light emitting device comprises a substrate, an n-type nitride semiconductor layer formed on the substrate and provided with an electrode region of a predetermined area adjacent to a center of one lateral side of the top surface of the substrate, an n-type electrode formed on the electrode region, an activation layer, a p-type nitride semiconductor layer, and a p-type electrode which has a bonding pad adjacent to a center of another lateral side opposite to the lateral side adjacent to the electrode region to have a predetermined space from the n-type electrode and a band-shaped extension connected to the bonding pad to extend along a lateral side of the top surface of the p-type nitride semiconductor layer in opposite directions from a connected portion of the extension with the bonding pad.

    摘要翻译: 这里公开了一种氮化物半导体发光器件。 氮化物半导体发光器件包括衬底,形成在衬底上的n型氮化物半导体层,并且设置有与衬底的顶表面的一个侧面的中心相邻的预定区域的电极区域, 形成在电极区上的电极型电极,活化层,p型氮化物半导体层和p型电极,其具有与邻近电极区域的侧面相反的另一侧面的中心附近的接合焊盘, 具有来自n型电极的预定空间和连接到接合焊盘的带状延伸部,沿着与p型氮化物半导体层的顶表面的横向侧相反的方向从与延伸部的连接部分 接合垫。