利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

3462 条记录 (耗时 0.024 秒)

    METHOD TO VERTICALLY ALIGN MULTI-LEVEL CELLS
    4.
    发明公开
    METHOD TO VERTICALLY ALIGN MULTI-LEVEL CELLS 审中-公开

    公开(公告)号：EP4432108A2

    公开(公告)日：2024-09-18

    申请号：EP24192953.8

    申请日：2018-07-30

    申请人： Micron Technology, Inc.

    发明人： HOLLIS, Timothy M. ,  LIN, Feng

    IPC分类号： G06F13/40

    CPC分类号： H04L27/34 ,  H04L27/04 ,  G06F13/4068 ,  G06F13/1689 ,  H04L27/06 ,  H04L25/4917 ,  Y02D10/00

    摘要： An apparatus for multi-level signaling, comprising:
    a driver (125, 300, 400-a, 400-b) that comprises a first plurality of channels (420, 420-a) and a second plurality of channels (425, 425-a), wherein the first plurality of channels (420, 420-a) is configured to output first data that includes two or more bits and the second plurality of channels (425, 425-a) is configured to output second data that includes two or more bits;
    a controller (110, 515, 615) coupled with the driver (125, 300, 400-a, 400-b), the controller (110, 515, 615) being configured to determine a timing offset between a timing of the first data and a timing of the second data; and
    a first delay component (405, 405-b) coupled with the first plurality of channels (420, 420-a) of the driver and coupled with the controller (110, 515, 615), the first delay component (405, 405-b) being configured to adjust a timing output of the first data relative to a timing output of the second data based at least in part on the controller (110, 515, 615) determining the timing offset.