Abstract:
A detecting circuit comprises a first to a third detecting line, a first and a second control line, and a first to a sixth transistor set. Each transistor set comprises a first and a second transistor, a control terminal thereof couples to the first and the second control line, respectively, a first terminal thereof couples to one of the first to the third detecting line, a second terminal thereof couples to the second terminal of the second transistor in the same transistor set. The connection nodes compose a dot set [(3,3), (2,2), (3,1), (2,3), (3,2), (2,1)], wherein the numerals 1-3 represent the first to the third detecting line, a first and a second numeral of a dot represent that a first terminal of the first and the second transistor connect to the detecting lines represented by the numerals, respectively.
Abstract:
A pixel driving method of a liquid crystal display (LCD) device, the LCD device comprising a first stage pixel, a second stage pixel, a first transistor, a second transistor, a third transistor, a first scan line, a second scan line, a plurality of data lines, a main pixel electrode, a sub pixel electrode, and a share capacitance, and the pixel driving method comprising the following steps: A step of driving the first scan line during the first driving period to charge the main pixel electrode and the sub pixel electrode of the first stage pixel, a step of ceasing to drive the first scan line during the second driving period to reduce voltages of the main pixel electrode and the sub pixel electrode of the first stage pixel, a step of driving the second scan line during the third driving period to turn on the third transistor of the first stage pixel, and a step of ceasing to drive the second scan line during the fourth driving period and pulling down the voltages of the main pixel electrode and the sub pixel electrode of the first stage pixel by implementing the share capacitance, which is connected with the third transistor during the third and the fourth driving period.
Abstract:
The present invention provides an array of FPR 3D liquid crystal display, including a plurality of pixel units and circuit affecting on the pixel unit. The pixel unit is divided into main pixel area and sub pixel area, and the circuit is paid out between pixel units. The present invention also provides an FPR 3D liquid crystal display panel. As such, the present invention can improve opening ratio and penetration ratio of liquid crystal display panel in 3D display mode to increase luminance of liquid crystal display panel.
Abstract:
A liquid crystal display panel is provided and has a color filter substrate and an array substrate. The array substrate has a sealant coating region. A first metal wire is disposed on the sealant coating region. An insulating layer is disposed on the sealant coating region and is located above the first metal wire. A second metal wire is disposed on the sealant coating region and is located above the insulating layer. Via holes are defined in the insulating layer in the sealant coating region. The second metal wire is connected to the first metal wire through the via holes. A redundant spacer is formed on the sealant coating region and correspondingly covers the via holes.
Abstract:
An array substrate is provided. The array substrate comprises a substrate, a common electrode, an insulating layer, a pixel transparent electrode, and a sharing capacitor transparent electrode, wherein a separating area is disposed between the pixel transparent electrode and the sharing capacitor transparent electrode; the common electrode extends to the separating area, and is exposed on the surface of the separating area by at least one groove which is on the insulating layer. Thereby a defectiveness of a product due to an ITO (indium tin oxide) remaining on the surface of the array substrate can easily detected.
Abstract:
A display panel is disclosed and includes an active area and a non-active area. A first, a second, a third, a fourth, a fifth, and a sixth charging scanning lines and a first, a second, a third, a fourth, a fifth, and a sixth charge-sharing scanning lines of an array unit on the active area are connected to a first, a second, a third, a fourth, a fifth, and a sixth pixel row, respectively. A first, a second, and a third detection lines on the non-active area are connected to the active area.
Abstract:
An array substrate and a detecting circuit thereof are disclosed. The detecting circuit comprises a detecting unit, which comprises a first to a sixth detecting lines; a switching signal access unit, used for receiving a switching control signal; a detecting signal access unit, used for receiving a first detecting signal or a second detecting signal; and a switching unit, comprising a first switching line and a second switching line, which are connected among the detecting unit, the switching signal access unit and the detecting signal access unit. The array substrate comprises an active area and a detecting circuit.
Abstract:
The present invention provides a manufacturing method of transparent electrode and mask thereof. The method includes: forming a film on a glass substrate, and coating photo-resist on film; irradiating photo-resist through mask, wherein the mask at corresponding active area of liquid crystal panel forming, from outer area to inner area, at least a first area and a second area, gap of pattern corresponding to transparent electrode in first area being first gap, gap of pattern in second area being second gap, first gap being greater than corresponding default gap, difference between first gap and corresponding default gap being greater than difference between second gap and corresponding default gap: and performing photolithography and etching processes on substrate after exposure to form transparent electrodes on substrate. As such, the present invention can reduce gap errors of formed transparent electrodes in entire active area to improve display effect.
Abstract:
The present invention provides a liquid crystal display device, a liquid crystal display, a manufacturing method and a darkening process. The liquid crystal display includes a lower substrate provided with a lower common electrode, a scanning line, a data line, a pixel electrode and a TFT. A gate electrode of the TFT is connected with the scanning line. A source electrode of the TFT is connected with a data line. A drain electrode of the TFT is connected with the pixel electrode. Wherein, the lower common electrode has an extension portion. A connection line of the data line and the source electrode of the TFT is spaced apart from and overlapped with the extension portion. When executing a darkening process, the connection line is disconnected from the data line, and connecting the extension portion and the connection line.
Abstract:
The present invention provides a pixel structure and a detection method of promoting defect detection rate. The pixel structure of promoting defect detection rate comprises two areas of a main pixel (10) and a sub pixel (20), and the sub pixel (20) comprises a charge sharing thin film transistor (T3) and a charge sharing capacitor (CST3); a gate of the charge sharing thin film transistor (T3) is electrically coupled to a charge sharing scan line (Gate2(m)); the charge sharing capacitor (CST3) is constructed by an ITO layer upper electrode plate (42), a metal lower electrode plate (2) and an insulative layer (3) sandwiched between the ITO layer upper electrode plate (42) and the metal lower electrode plate (2); the ITO layer upper electrode plate (42) and an ITO pixel electrode (41) are in a same layer, and the ITO layer upper electrode plate (42) is employed as a pixel common electrode coupled to a common voltage signal line (Com(m)), and the metal lower electrode plate (2) is coupled to a drain of the charge sharing thin film transistor (T3).