-
公开(公告)号:US11894289B2
公开(公告)日:2024-02-06
申请号:US17982397
申请日:2022-11-07
Applicant: Micron Technology, Inc.
Inventor: Hong Wan Ng , Chin Hui Chong , Hem P. Takiar , Seng Kim Ye , Kelvin Tan Aik Boo
CPC classification number: H01L23/481 , H01L23/49816 , H01L27/0805 , H01L28/40
Abstract: Substrates for semiconductor packages, including hybrid substrates for decoupling capacitors, and associated devices, systems, and methods are disclosed herein. In one embodiment, a substrate includes a first pair and a second pair of electrical contacts on a first surface of the substrate. The first pair of electrical contacts can be configured to receive a first surface-mount capacitor, and the second pair of electrical contacts can be configured to receive a second surface-mount capacitor. The first pair of electrical contacts can be spaced apart by a first space, and the second pair of electrical contacts can be spaced apart by a second space. The first and second spaces can correspond to corresponding to first and second distances between electrical contacts of the first and second surface-mount capacitors.
-
92.
公开(公告)号:US20230369291A1
公开(公告)日:2023-11-16
申请号:US18225369
申请日:2023-07-24
Applicant: Micron Technology, Inc.
Inventor: Kelvin Tan Aik Boo , Seng Kim Ye , Chin Hui Chong , Hong Wan Ng
IPC: H01L25/065 , H01L23/498 , H01L23/00 , H01L25/00
CPC classification number: H01L25/0657 , H01L23/4985 , H01L24/48 , H01L25/50 , H01L2225/06572 , H01L2225/0651 , H01L2224/48227 , H01L2224/48147 , H01L2225/06506 , H01L2225/06562
Abstract: A semiconductor device includes a rigid flex circuit that has a first rigid region and a second rigid region that are electrically connected by a flexible portion. A first die is mounted to a first side of the first rigid region. A second die is mounted to a second side of the second rigid region. The first and second sides are on opposite sides of the rigid flex circuit. The flexible portion is bent to hold the first and second rigid regions in generally vertical alignment with each other.
-
93.
公开(公告)号:US20230282588A1
公开(公告)日:2023-09-07
申请号:US18111517
申请日:2023-02-17
Applicant: Micron Technology, Inc.
Inventor: Kelvin Tan Aik Boo , Hong Wan Ng , Seng Kim Ye , Chin Hui Chong
IPC: H01L23/538 , H10B80/00 , H01L21/48 , H01L23/00 , H01L25/16 , H01L23/498
CPC classification number: H01L23/5382 , H10B80/00 , H01L21/4853 , H01L24/48 , H01L24/32 , H01L24/73 , H01L24/16 , H01L25/162 , H01L23/49816 , H01L23/49833 , H01L23/49838 , H01L23/5385 , H01L23/5386 , H01L2924/1438 , H01L2924/1433 , H01L2224/48147 , H01L2224/48229 , H01L2224/32145 , H01L2224/32225 , H01L2224/16227 , H01L2224/16238 , H01L2224/73204 , H01L2224/73215 , H01L2224/73265
Abstract: Semiconductor device assemblies having redistribution structures, and associated systems and methods, are disclosed herein. In some embodiments, a semiconductor device assembly includes a substrate, a controller, and an interposer. The substrate has a top surface and a bottom surface. A cavity extends below the top surface. The controller has a first pin-out pattern. The interposer has a top surface with the first pin-out pattern that is directly connected to the controller and a bottom surface that has a second pin-out pattern. The interposer interconnects the first and second pin-out patterns, and the interposer and the second pin-out pattern are configured to be directly attached to a surface of the substrate in the cavity.
-
公开(公告)号:US20230066375A1
公开(公告)日:2023-03-02
申请号:US17412604
申请日:2021-08-26
Applicant: Micron Technology, Inc.
Inventor: Kelvin Tan Aik Boo , Hong Wan Ng , Seng Kim Ye , Chin Hui Chong
IPC: H01L23/367 , H01L23/498 , H01L23/31 , H01L21/48 , H01L21/56
Abstract: Semiconductor devices including thermally conductive structures are disclosed herein. A heat transfer structure may be thermally coupled to a semiconductor device and directly attached to a signaling layer of a substrate. The heat transfer structure may be configured to remove thermal energy from the semiconductor device and transfer at least a portion of the removed thermal energy directly into the signaling layer for dissipation within the substrate, for transfer through the substrate and out of a corresponding apparatus, or a combination thereof.
-
95.
公开(公告)号:US20220336419A1
公开(公告)日:2022-10-20
申请号:US17233129
申请日:2021-04-16
Applicant: Micron Technology, Inc.
Inventor: Kelvin Tan Aik Boo , Seng Kim Ye , Chin Hui Chong , Hong Wan Ng
IPC: H01L25/065 , H01L23/498 , H01L23/00 , H01L25/00
Abstract: A semiconductor device includes a rigid flex circuit that has a first rigid region and a second rigid region that are electrically connected by a flexible portion. A first die is mounted to a first side of the first rigid region. A second die is mounted to a second side of the second rigid region. The first and second sides are on opposite sides of the rigid flex circuit. The flexible portion is bent to hold the first and second rigid regions in generally vertical alignment with each other.
-
公开(公告)号:US20220336417A1
公开(公告)日:2022-10-20
申请号:US17232333
申请日:2021-04-16
Applicant: Micron Technology, Inc.
Inventor: Chin Hui Chong , Hong Wan Ng , Hem P. Takiar , Seng Kim Ye , Kelvin Tan Aik Boo
IPC: H01L25/065 , H01L23/31 , H01L23/498 , H01L23/538 , H01L23/00 , H01L25/00
Abstract: Semiconductor devices having multiple substrates and die stacks, and associated systems and methods, are disclosed herein. In some embodiments, a semiconductor device includes a package substrate, and a first die stack mounted on the package substrate and including a plurality of first memory dies. The device can include a substrate mounted on the first die stack, the substrate including a plurality of routing elements. The device can also include a second die stack mounted on the substrate, the second die stack including a plurality of second memory dies. The device can further include a controller die mounted on the substrate. The controller die can be configured to communicate with the second die stack via the routing elements of the substrate. The device can include a mold material encapsulating the first die stack, the second die stack, the substrate, and the controller die.
-
公开(公告)号:US20220208744A1
公开(公告)日:2022-06-30
申请号:US17137085
申请日:2020-12-29
Applicant: Micron Technology, Inc.
Inventor: Hong Wan Ng , Kelvin Tan Aik Boo , Chin Hui Chong , Hem P. Takiar , Seng Kim Ye
Abstract: Semiconductor devices and associated systems and methods are disclosed herein. In some embodiments, the semiconductor device is an assembly that includes a package substrate having a front side and a backside opposite the front side. A controller die with a first longitudinal footprint can be attached to the front side of the package substrate. A passive electrical component is also attached to the front side of the package substrate. A stack of semiconductor dies can be attached to the controller die and the passive electrical component. The stack of semiconductor dies has a second longitudinal footprint greater than the first longitudinal footprint in at least one dimension. The controller die and the passive electrical component are positioned at least partially within the second longitudinal footprint, thereby at least partially supporting the stack of semiconductor dies.
-
公开(公告)号:US20220208632A1
公开(公告)日:2022-06-30
申请号:US17552217
申请日:2021-12-15
Applicant: Micron Technology, Inc.
Inventor: Suresh K. Upadhyayula , Yeow Chon Ong , Hong Wan Ng
IPC: H01L23/31 , H01L23/29 , H01L23/00 , H01L25/065 , H01L21/56
Abstract: Systems and methods for a semiconductor device having reinforced packaging are provided. The device generally includes a substrate and one or more integrated circuit dies electrically coupled to the substrate with wire bonds. The device includes an encapsulant enclosing the one or more dies and the wire bonds. The package can include a reinforcing layer positioned on one or more surfaces of the encapsulant, a reinforcing wire extending through the encapsulant, or entrained reinforcing fiber portions positioned throughout the encapsulant. The reinforcing layer can be textile woven from synthetic or natural fibers, such as aramid, carbon, or glass. The package can be formed by disposing a reinforcing textile layer in a mold, placing a die and substrate in the mold with a liquid encapsulant, and hardening the liquid encapsulant to adhere the reinforcing textile layer, the encapsulant, the die, and the substrate together.
-
公开(公告)号:US11282811B2
公开(公告)日:2022-03-22
申请号:US15931388
申请日:2020-05-13
Applicant: Micron Technology, Inc.
Inventor: Kelvin Tan Aik Boo , Chin Hui Chong , Seng Kim Ye , Hong Wan Ng , Hem P. Takiar
IPC: H01L25/065 , H01L23/498 , H01L23/00 , H01L25/00
Abstract: An apparatus includes an integrated circuit and a substrate coupled to the integrated circuit. The substrate includes a primary layer having a first surface that is a first external surface of the substrate. The primary layer includes an open area that extends through the primary layer to an inner layer of the substrate. The substrate includes a secondary layer. The inner layer is located between the primary layer and the secondary layer. The inner layer includes a third surface that is orientated approximately parallel to the first surface of the primary layer. A portion of the third surface of the inner layer is exposed via the open area of the primary layer. A first plurality of wire bond pads are disposed on the portion of the third surface of the inner layer that is exposed via the open area of primary layer.
-
100.
公开(公告)号:US20210384185A1
公开(公告)日:2021-12-09
申请号:US17409439
申请日:2021-08-23
Applicant: Micron Technology, Inc.
Inventor: Hong Wan Ng , Seng Kim Ye
IPC: H01L25/00 , H01L25/18 , H01L25/065 , H01L23/00 , H01L23/31
Abstract: Stacked semiconductor die assemblies with support members and associated systems and methods are disclosed herein. In one embodiment, a semiconductor die assembly can include a package substrate, a first semiconductor die attached to the package substrate, and a plurality of support members also attached to the package substrate. The plurality of support members can include a first support member and a second support member disposed at opposite sides of the first semiconductor die, and a second semiconductor die can be coupled to the support members such that at least a portion of the second semiconductor die is over the first semiconductor die.
-
-
-
-
-
-
-
-
-