-
公开(公告)号:US11562983B2
公开(公告)日:2023-01-24
申请号:US16737929
申请日:2020-01-09
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Sung-Feng Yeh , Tzuan-Horng Liu , Chao-Wen Shih
Abstract: A package includes an integrated circuit. The integrated circuit includes a first chip, a second chip, a third chip, and a fourth chip. The second chip and the third chip are disposed side by side on the first chip. The second chip and the third chip are hybrid bonded to the first chip. The fourth chip is fusion bonded to at least one of the second chip and the third chip.
-
公开(公告)号:US11322477B2
公开(公告)日:2022-05-03
申请号:US16896219
申请日:2020-06-09
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Nien-Fang Wu , Sung-Feng Yeh , Tzuan-Horng Liu , Chao-Wen Shih
IPC: H01L25/065 , H01L23/538 , H01L25/00 , H01L21/56 , H01L21/683 , H01L23/00 , H01L23/544 , H01L23/31
Abstract: A structure including stacked substrates, a first semiconductor die, a second semiconductor die, and an insulating encapsulation is provided. The first semiconductor die is disposed over the stacked substrates. The second semiconductor die is stacked over the first semiconductor die. The insulating encapsulation includes a first encapsulation portion encapsulating the first semiconductor die and a second encapsulation portion encapsulating the second semiconductor die.
-
公开(公告)号:US20220020675A1
公开(公告)日:2022-01-20
申请号:US17135435
申请日:2020-12-28
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Chin-Shyh Wang , Chao-Wen Shih
IPC: H01L23/498 , H01L21/768 , H01L21/762
Abstract: A method includes etching a substrate to form an opening, depositing a first dielectric liner extending into the opening, and depositing a second dielectric liner over the first dielectric liner. The second dielectric liner extends into the opening. A conductive material is filled into the opening. The method further includes performing a first planarization process to planarize the conductive material so that a portion of the conductive material in the opening forms a through-via, performing a backside grinding process on the substrate until the through-via is revealed from a backside of the substrate, and forming a conductive feature on the backside of the substrate. The conductive feature is electrically connected to the through-via.
-
公开(公告)号:US20220013480A1
公开(公告)日:2022-01-13
申请号:US16924216
申请日:2020-07-09
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Chao-Wen Shih , Tzuan-Horng Liu , Jen-Li Hu
IPC: H01L23/00 , H01L23/64 , H01L23/522 , H01L21/768
Abstract: Provided is packages and methods of fabricating a package and. The method includes bonding a first device die with a second device die. The second device die is over the first device die. A bonding structure is formed in a combined structure including the first and the second device dies. A component is formed in the bonding structure. The component includes a passive device or a transmission line. The method further includes forming a first and a second electrical connectors electrically coupling to a first end and a second end of the component.
-
公开(公告)号:US11164848B2
公开(公告)日:2021-11-02
申请号:US16737869
申请日:2020-01-08
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Chao-Wen Shih , Min-Chien Hsiao , Sung-Feng Yeh , Tzuan-Horng Liu , Chuan-An Cheng
IPC: H01L25/065 , H01L23/48 , H01L25/00 , H01L23/31
Abstract: A semiconductor structure includes a stacked structure. The stacked structure includes a first semiconductor die and a second semiconductor die. The first semiconductor die includes a first semiconductor substrate having a first active surface and a first back surface opposite to the first active surface. The second semiconductor die is over the first semiconductor die, and includes a second semiconductor substrate having a second active surface and a second back surface opposite to the second active surface. The second semiconductor die is bonded to the first semiconductor die through joining the second active surface to the first back surface at a first hybrid bonding interface along a vertical direction. Along a lateral direction, a first dimension of the first semiconductor die is greater than a second dimension of the second semiconductor die.
-
公开(公告)号:US20210249380A1
公开(公告)日:2021-08-12
申请号:US16787031
申请日:2020-02-11
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Sung-Feng Yeh , Tzuan-Horng Liu , Chao-Wen Shih
Abstract: A stacking structure including a first die, a second die stacked on the first die, and a third die and a fourth die disposed on the second die. The first die has a first metallization structure, and the first metallization structure includes first through die vias. The second die has a second metallization structure, and second metallization structure includes second through die vias. The first through die vias are bonded with the second through die vias, and sizes of the first through die vias are different from sizes of the second through die vias. The third and fourth dies are disposed side-by-side and are bonded with the second through die vias.
-
公开(公告)号:US11056438B2
公开(公告)日:2021-07-06
申请号:US16658131
申请日:2019-10-20
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Ming-Fa Chen , Nien-Fang Wu , Sung-Feng Yeh , Tzuan-Horng Liu , Chao-Wen Shih
IPC: H01L23/538 , H01L23/31 , H01L23/00 , H01L25/065 , H01L21/48 , H01L21/56 , H01L25/00
Abstract: Semiconductor packages and method of forming the same are disclosed. One of the semiconductor packages includes a first die, a second die, a through via and a dielectric encapsulation. The second die is bonded to the first die. The through via is disposed aside the second die and electrically connected to the first die. The through via includes a step-shaped sidewall. The dielectric encapsulation encapsulates the second die and the through via.
-
公开(公告)号:US11004810B2
公开(公告)日:2021-05-11
申请号:US16714768
申请日:2019-12-15
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Kai-Chiang Wu , Chun-Lin Lu , Chao-Wen Shih , Han-Ping Pu , Nan-Chin Chuang
IPC: H01L23/66 , H01L23/538 , H01L21/48 , H01L21/56 , H01Q21/06 , H01Q1/22 , H01L23/31 , H01L21/683 , H01Q21/28 , H01Q1/40
Abstract: A semiconductor package structure including an encapsulation body, an RFIC chip, a first antenna structure, and a second antenna structure is provided. The RFIC chip may be embedded in the encapsulation body. The first antenna structure may be disposed at a lateral side of the RFIC chip, electrically connected to the RFIC chip, and include a first conductor layer and a plurality of first patches opposite to the first conductor layer. The second antenna structure may be stacked on the RFIC chip, electrically connected to the RFIC chip, and include a second conductor layer and a plurality of second patches opposite to the second conductor layer. The first patches and the second patches are located at a surface of the encapsulation body. A first distance between the first conductor layer and the first patches is different from a second distance between the second conductor layer and the second patches.
-
公开(公告)号:US10937719B2
公开(公告)日:2021-03-02
申请号:US15638386
申请日:2017-06-30
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Yung-Ping Chiang , Chao-Wen Shih , Min-Chien Hsiao , Nien-Fang Wu , Shou-Zen Chang , Yi-Che Chiang
IPC: H01L23/495 , H01L23/66 , H01L25/16 , H01P1/30 , H01P3/02 , H01L23/31 , H01L23/433 , H01Q21/06 , H01L21/56 , H01Q15/00 , H01Q1/22 , H01L21/683 , H01P1/20 , H01L23/538 , H01L23/498
Abstract: A package structure comprising a die, a first molding compound encapsulating the die, an antenna structure and a reflector pattern disposed above the die is provided. Through vias penetrating through the first molding compound are disposed around the die. The reflector pattern is disposed on the die and the through vias. The antenna structure is disposed on the reflector pattern and electrically connected with the reflector pattern and the die. The antenna structure is wrapped by a second molding compound disposed on the reflector pattern.
-
公开(公告)号:US20200058607A1
公开(公告)日:2020-02-20
申请号:US16661972
申请日:2019-10-23
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Albert Wan , Chao-Wen Shih , Shou-Zen Chang , Nan-Chin Chuang
IPC: H01L23/66 , H01L23/31 , H01Q9/30 , H01Q1/40 , H01Q1/22 , H01L21/683 , H01L21/56 , H01L23/00 , H01L23/60 , H01L23/48
Abstract: A package structure include a ground plate, a semiconductor die, a molding compound, and an antenna element. The semiconductor die is located over the ground plate. The molding compound is located over the semiconductor die. The antenna element is located in the molding compound and overlaps with the ground plate along a stacking direction of the ground plate, the semiconductor die and the molding compound. The antenna element has a first side levelled with a first surface of the molding compound, and the ground plate is located between the semiconductor die and the antenna element.
-
-
-
-
-
-
-
-
-